


PHSX 536: Homework #8

March 27, 2025

Grant Saggars

Problem 1



Consider the circuit shown in Figure 6.37 , which is built from four resistors and an op-amp.

(a) In terms of v_{in} , v_{out} and R_1 , what is the voltage at the non-inverting input to the op-amp (v_+)?

Solution:

$$v_+ = \frac{R_1}{R_1 + 2R_1} v_{out} = \frac{1}{3} v_{out}$$

(b) In terms of v_{in} , v_{out} and R_1 , what is input current to the circuit?

Solution:

No current flows into the inputs of an op-amp. As far as the whole circuit is concerned,

$$i_{in} = \frac{v_{in} - v_-}{R_1} = \frac{v_{in} - \frac{1}{3} v_{out}}{R_1}$$

(c) In terms of v_{in} and R_1 , what is the output voltage, v_{out} , of the circuit?

Solution:

$$v_- = \frac{2R_1}{R_1 + 2R_1}v_{in} + \frac{R_1}{R_1 + 2R_1}v_{out} = \frac{2}{3}v_{in} + \frac{1}{3}v_{out}$$

and $v_+ = v_-$, so

$$\frac{1}{3}v_{out} = \frac{2}{3}v_{in} + \frac{1}{3}v_{out}$$

$$v_{out} = v_{in}$$

Problem 2

Design a common emitter amplifier that will take a 1V amplitude sinusoidal signal at a frequency of 1000 Hz and produce a 3 V amplitude signal across a 220 Ω resistor. The signal generator has an output impedance of 50 Ω . Decoupling the transistor biases from the signal generator and load needs to be accomplished using two 10 μ F capacitors. Your design is to use a 2N2222 transistor with bias being supplied by a $V_{cc} = +12$ V supply. No clipping or saturation is allowed on the output signal. The HW problem does NOT require an LTSpice simulation. However, you will need this simulation for the experiment being done this week.


Solution:

For my own convenience, I will use the value of β which I measured in experiment #8 to be 250.

The key considerations for designing a CEA are:

- $G = \frac{R_C}{R_E}$
- $Z_{in} = \beta R_E$
- $Z_{out} = R_C$
- $Z_{C in}$ and $Z_{C out}$ should be small
- $R_1, R_2 \gg \beta R_E$

In this case, I need to pick resistors *alone* for a common emitter amplifier circuit, having no bypass capacitor, resembling the following:



Output from this is described by:

$$\begin{aligned}
 V_{CC} - i_C R_C &= V_{out} \\
 -\frac{R_C}{R_E} V_B &= V_{out} \\
 -\frac{R_C}{R_E} V_B &= V' \frac{R_L}{R_L + R_C}
 \end{aligned}
 \quad \text{(Equation 5.28)}$$

$$\left(V_{out} = V' \frac{R_L}{R_C + R_L} \right)$$

Where $V' = G \cdot V_{in} \cdot \left(\frac{Z_{in}}{Z_{in} + R_E} \right)$.

i. **Choosing R_E and R_C :**

I will choose $R_E = 20 \Omega$. Quickly,

$$Z_{Cin} = \beta R_E = 250 \cdot 20 \Omega = 5000 \Omega$$

Then, $G = \frac{R_C}{R_E} = 3$, This alone doesn't let me choose R_C , though, since this doesn't consider the effects of the load. To do so, I can look at the full expression for output voltage:

$$\frac{R_C}{R_E} (V_{in}) \left(\frac{Z_{in}}{Z_{in} + R_E} \right) \left(\frac{R_L}{R_L + R_C} \right) = 3$$

Throwing that at a calculator gives $R_C = \frac{33264}{401} = 82.96 \Omega$.

ii. **Choosing R_1 and R_2 :**

To avoid clipping, I'll choose V_C at the midpoint, $\frac{V_{CC}}{2} = 6 \text{ V}$. This provides a swing of $6 \text{ V} + 3 \text{ V} = 9 \text{ V}$ to $6 \text{ V} - 3 \text{ V} = 3 \text{ V}$, and gives collector current:

$$I_C = \frac{V_C}{R_C} = 72.0 \text{ mA}$$

We can find voltages at the emitter and base:

$$V_E = I_C R_E = (72.0 \text{ mA})(20 \Omega) = 1.447 \text{ V}$$

$$V_B = V_E + V_{BE} = 1.447 + 0.9 = 2.347 \text{ V}$$

Where V_{BE} is the forward voltage drop in the transistor, which should be between 0.6 and 1.2 V according to the 2N2222 manual.

Bipolar junction transistors are current controlled, so I have to worry about current at each part:

$$I_B = \frac{I_C}{\beta} = \frac{72 \text{ mA}}{250} = 0.289 \text{ mA}$$

Equivalent impedance between R_2 and R_L is

$$R_{eq} = \frac{R_2(\beta R_E)}{R_2 + \beta R_E} = 4 \text{ k}\Omega$$

Choosing $R_2 = 20 \text{ k}\Omega$, so I can solve for R_1

$$V_B = \frac{R_{eq}}{R_1 + R_{eq}} V_{CC} \implies R_1 = \frac{R_{eq} V_{CC}}{V_B} - R_{eq} = 48500 \text{ k}\Omega$$

It is not necessary, but I confirmed my work by looking at LTSpice, and there appears to be some slight clipping on the peaks as a result of one of two things: (1) the forward bias used is greater than 0.9V, or (2) the value of β used is smaller. In experiment 8, I confirmed that my actual transistor exhibits a larger beta parameter than LTSpice predicts, so in reality I hope to see no clipping, but I may need to lower R_1 compared to theory to prevent clipping for experiment 9.