TMS320DM643x DMP Video Processing Front End (VPFE)

User's Guide

Literature Number: SPRU977 April 2007



Contents

Pref	ace		8
1	Introdu	uction	9
	1.1	Purpose of the Video Processing Front End	9
	1.2	Features	10
	1.3	Functional Block Diagram	14
	1.4	Use Case Statement	14
2	Camer	a Subsystem Environment	15
	2.1	Parallel Generic Configuration (Raw)	16
	2.2	ITU-R BT.656 Configuration Functional Interface	18
	2.3	Generic YUV Interface	21
	2.4	VPFE/Camera Subsystem I/O Multiplexing	22
	2.5	VPSS Initialization	23
3	Integra	ation	24
	3.1	Clocking, Reset, and Power Management Scheme	24
	3.2	Hardware Requests	27
	3.3	VPFE/ISP Top-Level Register Mapping Summary	28
4	Functi	onal Description	28
	4.1	Block Diagram	28
	4.2	Interfacing with Image Sensors	29
	4.3	VPFE Data/Image Processing	33
	4.4	VPFE Arbitration and Data Transfer	65
5	Progra	mming Model	69
	5.1	Setup for Typical Configuration	
	5.2	Resetting the Camera Subsystem	69
	5.3	Configuring the Clocks and the Control Signals	
	5.4	Programming the CCD Controller	70
	5.5	Programming the Resizer	
	5.6	Error Identification	78
	5.7	Supported Use Cases	78
6	Video	Processing Front End (VPFE) Registers	92
	6.1	CCD Controller (CCDC) Registers	
	6.2	Resizer Registers	

List of Figures

1	Video Processing Subsystem (VPSS) Block Diagram	. 9
2	Video Processing Front End (VPFE) Block Diagram	14
3	Raw Mode Timing Diagram	17
4	DDR2 Output Format	17
5	BT.656 Signal Interface	
6	BT.656 Mode Data Format in SDRAM	20
7	Video Processing Subsystem Block Diagram	28
8	CCD Controller Frame and Control Signal Definitions	30
9	CCD Controller Processing Block Diagram – Raw Data Mode	33
10	CCD Controller Color Patterns	33
11	CCD Controller Input Sampling Block Diagram – Raw Data Mode	34
12	CCD Controller Initial Processing Block Diagram – Raw Data Mode	35
13	CCD Controller Optical Black Averaging and Application	36
14	CCD Controller Video Port Interface and Data Formatter Block Diagram – Raw Data Mode	37
15	CCD Controller Output Formatter Block Diagram – Raw Data Mode	37
16	Example for Decimation Pattern	38
17	A-Law Table	39
18	Frame Image Format Conversion (de-interlaced, 2-field input)	42
19	Example Formats of Input and Output Image	43
20	DDR2 Output Format	44
21	CCD Controller Processing Block Diagram – YUV Modes	44
22	CCD Controller Input Sampling Block Diagram – YUV Modes	45
23	CCD Controller Initial Processing Block Diagram – YUV Modes	46
24	CCD Controller Video Port Interface and Data Formatter Block Diagram – YUV Modes	47
25	CCD Controller Output Formatter Block Diagram – YUV Modes	
26	Preview Engine Processing Flow Block Diagram	49
27	Resizer Processing Flow Block Diagram	52
28	Typical Sample Rate Converter	53
29	Resizer's Functionality	
30	Model of Resizer's Approximation Scheme	
31	Alignment of Input Pixels to Tap Coefficients	
32	High-Pass Gain as a Function of Absolute High Passed Luma	
33	Pseudo-Code Description of the Resizer Algorithm: 4-Tap/8-Phase Mode	
34	Resampling Algorithm for 4 Taps and 8 Phases	
35	Pseudo-Code Description of the Resizer Algorithm: 7-Tap/4-Phase Mode	
36	Resampling Algorithm for 7 Taps and 4 Phases	
37	Chroma Processing Option 1: Filter With Luma	61
38	Chroma Processing Option 2: Bilinear Interpolation	
39	Number of DMA Transfer Requests per Line	66
40	Alignment of Starting Address Pointer	
41	Video Port Interface Bandwidth Balancing	
42	SDRAM/DDRAM Read Bandwidth Balancing	
43	VPFE Data Flow Block Diagram	
44	VDINT0/VDINT1 Interrupt Behavior when VDPOL = 0	
45	VDINT0/VDINT1 Interrupt Behavior when VDPOL = 1	
46	VDINT2 Interrupt Behavior	
47	Firmware Interaction for SDRAM-Input Resizing	
48	Preview/Movie Capture Mode Data Path	
49	Preview Mode Two-Pass Resize Processing Time	
50	Still (Raw) Image Capture Mode Data Path	
51	Still Image Processing Mode Data Path	
52	Multi-Pass Processing Through Preview Engine	85

53	Horizontal Slicing Through Preview Engine	. 87
54	Video Capture Mode Data Path	. 89
55	Processed Image Resize Data Path	. 90
56	Peripheral Revision and Class Information Register (PID)	. 93
57	Peripheral Control Register (PCR)	. 94
58	Sync and Mode Set Register (SYN_MODE)	. 95
59	HD and VD Signal Width Register (HD_VD_WID)	. 97
60	Number of Pixels in a Horizontal Line and Number of Lines in a Frame Register (PIX_LINES)	. 97
61	Horizontal Pixel Information (HORZ_INFO)	. 98
62	Vertical Line—Settings for the Starting Pixel (VERT_START)	. 98
63	Number of Vertical Lines (VERT_LINES)	. 99
64	Culling Information in Horizontal and Vertical Directions (CULLING)	. 99
65	Horizontal Size (HSIZE_OFF)	100
66	SDRAM/DDRAM Line Offset Register (SDOFST)	101
67	SDRAM Address Register (SDR_ADDR)	102
68	Optical Black Clamping Settings Register (CLAMP)	103
69	DC Clamp Register (DCSUB)	104
70	CCD Color Pattern Register (COLPTN)	
71	Black Compensation Register (BLKCMP)	106
72	VD Interrupt Timing Register (VDINT)	106
73	A-Law Setting Register (ALAW)	107
74	REC656 Interface Register (REC656IF)	108
75	CCD Configuration Register (CCDCFG)	108
76	Data Reformatter/Video Port Configuration Register (FMTCFG)	110
77	Data Reformatter/Video Input Interface Horizontal Information Register (FMT_HORZ)	111
78	Data Reformatter/Video Input Interface Vertical Information Register (FMT_VERT)	111
79	Video Port Output Settings Register (VP_OUT)	
80	Peripheral Revision and Class Information Register (PID)	114
81	Peripheral Control Register (PCR)	114
82	Resizer Control Bits Register (RSZ_CNT)	115
83	Output Width and Height After Resizing Register (OUT_SIZE)	116
84	Input Starting Information Register (IN_START)	117
85	Input Width and Height Before Resizing Register (IN_SIZE)	118
86	Input SDRAM Address Register (SDR_INADD)	118
87	SDRAM Offset for the Input Line Register (SDR_INOFF)	119
88	Output SDRAM Address Register (SDR_OUTADD)	119
89	SDRAM Offset for the Output Line Register (SDR_OUTOFF)	120
90	Horizontal Filter Coefficients Register (HFILToe)	
91	Vertical Filter Coefficients Register (VFILToe)	121
92	Luminance Enhancer Register (YENH)	121

List of Tables

1	Interface Signals for Video Processing Front End	. 15
2	Interface Signals for Raw Mode	. 16
3	Interface Signals for ITU-R BT.656 Mode	. 18
4	Video Timing Reference Codes for SAV and EAV	. 20
5	F, V, H Signal Descriptions	. 20
6	F, H, V Protection (Error Correction) Bits	. 20
7	Interface Signals for YUV Interface	. 21
8	DDR Storage Format for YCbCr Processing	. 22
9	Signals for VPFE Digital Display Modes	. 22
10	DSP Interrupts - VPFE	. 27
11	EDMA Events - VPFE	. 27
12	VPFE Module Register Map	. 28
13	CCD Interface Signals	. 29
14	ITU-R BT.656 Interface Signals	. 31
15	CCD Interface Signals	. 32
16	A-Law Table – Part 1	. 40
17	A-Law Table – Part 2	. 41
18	DDR Output Format for YUV422 Mode	. 48
19	Arrangement of the Filter Coefficients	. 55
20	Input Size Calculations	. 56
21	Processing Example for 1:2.56 Horizontal Resize	. 63
22	Maximum Data Throughput Capabilities	. 65
23	Alignment Performance	. 66
24	CCD Controller Required Configuration Parameters	. 70
25	CCD Controller Conditional Configuration Parameters	. 71
26	Resizer Required Configuration Parameters	. 75
27	Resizer Conditional Configuration Parameters	. 75
28	Preview/Movie Capture Mode Data Path Register Configuration	. 80
29	Still Image Capture Mode Data Path Register Configuration	. 83
30	Still Image Processing Mode Data Path Register Configuration	. 84
31	Image Cropping by Preview Functions	. 85
32	Video Capture Mode Data Path Register Configuration	. 89
33	Processed Image Resize Data Path Register Configuration	. 90
34	Video Processing Front End Subsystem Module Register Map	. 92
35	CCD Controller (CCDC) Registers	. 92
36	Peripheral Revision and Class Information Register (PID) Field Descriptions	. 93
37	Peripheral Control Register (PCR) Field Descriptions	. 94
38	Sync and Mode Set Register (SYN_MODE) Field Descriptions	. 95
39	HD and VD Signal Width Register (HD_VD_WID) Field Descriptions	. 97
40	Number of Pixels in a Horizontal Line and Number of Lines in a Frame Register (PIX_LINES) Field Descriptions	97
41	Horizontal Pixel Information (HORZ_INFO) Field Descriptions	
42	Vertical Line—Settings for the Starting Pixel (VERT_START) Field Descriptions	
43	Number of Vertical Lines (VERT_LINES) Field Descriptions	
44	Culling Information in Horizontal and Vertical Directions (CULLING) Field Descriptions	
45	Horizontal Size (HSIZE_OFF) Field Descriptions	
46	SDRAM/DDRAM Line Offset Register (SDOFST) Field Descriptions	
47	SDRAM Address Register (SDR_ADDR) Field Descriptions	
48	Optical Black Clamping Settings Register (CLAMP) Field Descriptions	
49	DC Clamp Register (DCSUB) Field Descriptions	
	, , ,	

50	CCD Color Pattern Register (COLPTN) Field Descriptions	105
51	Black Compensation Register (BLKCMP) Field Descriptions	106
52	VD Interrupt Timing Register (VDINT) Field Descriptions	106
53	A-Law Setting Register (ALAW) Field Descriptions	107
54	REC656 Interface Register (REC656IF) Field Descriptions	
55	CCD Configuration Register (CCDCFG) Field Descriptions	109
56	Data Reformatter/Video Port Configuration Register (FMTCFG) Field Descriptions	110
57	Data Reformatter/Video Input Interface Horizontal Information Register (FMT_HORZ) Field Descriptions	111
58	Data Reformatter/Video Input Interface Vertical Information Register (FMT_VERT) Field Descriptions	111
59	Video Port Output Settings Register (VP_OUT) Field Descriptions	
60	Resizer Registers	113
61	Peripheral Revision and Class Information Register (PID) Field Descriptions	114
62	Peripheral Control Register (PCR) Field Descriptions	114
63	Resizer Control Bits Register (RSZ_CNT) Field Descriptions	115
64	Output Width and Height After Resizing Register (OUT_SIZE) Field Descriptions	116
65	Input Starting Information Register (IN_START) Field Descriptions	117
66	Input Width and Height Before Resizing Register (IN_SIZE) Field Descriptions	118
67	Input SDRAM Address Register (SDR_INADD) Field Descriptions	118
88	SDRAM Offset for the Input Line Register (SDR_INOFF) Field Descriptions	119
69	Output SDRAM Address Register (SDR_OUTADD) Field Descriptions	119
70	SDRAM Offset for the Output Line Register (SDR_OUTOFF) Field Descriptions	120
71	Horizontal Filter Coefficients Register (HFILToe) Field Descriptions	
72	Vertical Filter Coefficients Register (VFILToe) Field Descriptions	121
73	Luminance Enhancer Register (YENH) Field Descriptions	121



Read This First

About This Manual

This document describes the video processing front end (VPFE) in the TMS320DM643x Digital Media Processor (DMP).

Notational Conventions

This document uses the following conventions.

- Hexadecimal numbers are shown with the suffix h. For example, the following number is 40 hexadecimal (decimal 64): 40h.
- · Registers in this document are shown in figures and described in tables.
 - Each register figure shows a rectangle divided into fields that represent the fields of the register.
 Each field is labeled with its bit name, its beginning and ending bit numbers above, and its read/write properties below. A legend explains the notation used for the properties.
 - Reserved bits in a register figure designate a bit that is used for future device expansion.

Related Documentation From Texas Instruments

The following documents describe the TMS320DM643x Digital Media Processor (DMP). Copies of these documents are available on the Internet at www.ti.com. Tip: Enter the literature number in the search box provided at www.ti.com.

The current documentation that describes the DM643x DMP, related peripherals, and other technical collateral, is available in the C6000 DSP product folder at: www.ti.com/c6000.

- <u>SPRU978</u> *TMS320DM643x DMP DSP Subsystem Reference Guide.* Describes the digital signal processor (DSP) subsystem in the TMS320DM643x Digital Media Processor (DMP).
- SPRU983 TMS320DM643x DMP Peripherals Overview Reference Guide. Provides an overview and briefly describes the peripherals available on the TMS320DM643x Digital Media Processor (DMP).
- SPRAA84 TMS320C64x to TMS320C64x+ CPU Migration Guide. Describes migrating from the Texas Instruments TMS320C64x digital signal processor (DSP) to the TMS320C64x+ DSP. The objective of this document is to indicate differences between the two cores. Functionality in the devices that is identical is not included.
- SPRU732 TMS320C64x/C64x+ DSP CPU and Instruction Set Reference Guide. Describes the CPU architecture, pipeline, instruction set, and interrupts for the TMS320C64x and TMS320C64x+ digital signal processors (DSPs) of the TMS320C6000 DSP family. The C64x/C64x+ DSP generation comprises fixed-point devices in the C6000 DSP platform. The C64x+ DSP is an enhancement of the C64x DSP with added functionality and an expanded instruction set.
- SPRU871 TMS320C64x+ DSP Megamodule Reference Guide. Describes the TMS320C64x+ digital signal processor (DSP) megamodule. Included is a discussion on the internal direct memory access (IDMA) controller, the interrupt controller, the power-down controller, memory protection, bandwidth management, and the memory and cache.



Video Processing Front End (VPFE)

1 Introduction

1.1 Purpose of the Video Processing Front End

The video processing subsystem (VPSS), Figure 1, provides an input interface (VPFE) for external imaging peripherals such as image sensors, video decoders, etc. and an output interface (video processing back end, (VPBE)) for display devices, such as analog SDTV displays, digital LCD panels, HDTV video encoders, etc.

There is a set of common buffer memory and DMA controls to ensure efficient use of the DDR2 burst bandwidth in addition to these peripherals. The shared buffer logic/memory is a unique block that is tailored to allow seamless integration of the VPSS into an image/video processing system. The shared buffer logic/memory acts as the primary source or sink to all of the VPFE and VPBE modules that are either requesting or transferring data to/from DDR2. In order to use the external DDR2 bandwidth efficiently, the shared buffer logic/memory interfaces with the DMA system via a high bandwidth bus (64-bit wide). The shared buffer logic/memory also interfaces with all of the VPFE and VPBE modules via a 128-bit wide bus. The shared buffer logic/memory (divided into the read and write buffers and arbitration logic) is capable of performing the following functions:

- 1. It is imperative that the VPSS use DDR2 bandwidth efficiently due to both its large bandwidth requirements and the real-time requirements of the VPSS modules.
- 2. A set of user-accessible registers is provided to monitor overflows or failures in data transfers because it is possible to configure the VPSS modules in a way that exceeds DDR2 bandwidth.




Figure 1. Video Processing Subsystem (VPSS) Block Diagram



1.2 Features

Note: See your device-specific data manual for available modules and pin multiplexing for your device.

The VPFE is comprised of the CCD controller (CCDC), preview engine image pipe (IPIPE), hardware 3A statistic generator (H3A), resizer, and histogram blocks. Together, these modules provide a powerful and flexible front-end interface. These modules can be broken down into two distinct types:

- The first type consists of modules that are in the direct data flow path and affect the input image data stream:
 - The CCD controller provides an interface to image sensors and digital video sources.
 - The preview engine IPIPE is a parameterized hard-wired image processing block whose image processing functions can be customized for each sensor type to realize good image quality and video frame rates for displays and video recording modes.
 - The resizer module provides a means to size the input image data to the desired display or video encoding resolution.
- The second type consists of modules that provide statistics on the incoming images to aid camera systems designers:
 - The H3A module is designed to support the control loops for auto focus (AF), auto white balance (AWB), and auto exposure (AE) by collecting metrics on the raw image data from the CCD controller.
 - The histogram module bins input color pixels, depending on the amplitude, and provides statistics required to implement various H3A (AE/AF/AWB) algorithms and tune the final image/video output. The histogram module can operate on raw image data from CCD controller or DDR2.

1.2.1 CCD Controller (CCDC)

The CCD controller is responsible for accepting raw (unprocessed) image/video data from a sensor (CMOS or CCD). In addition, the CCD controller can accept YUV video data in numerous formats, typically from video decoder devices. In the case of raw inputs, the CCD controller output requires additional image processing to transform the raw input image to the final processed image. This additional image processing can be done either on-the-fly in the preview engine IPIPE, or in software. In parallel, raw data input to the CCD controller can also be used to compute various statistics (H3A, Histogram) to eventually control the image/video tuning parameters. The CCD controller is programmed via control and parameter registers. The following features are supported by the CCD controller module:

- Conventional Bayer pattern sensor formats.
- Generates HD/VD timing signals and field ID to an external timing generator or synchronizes to the external timing generator.
- Support for progressive and interlaced sensors (hardware support for up to 2 fields).
- Support for up to 75 MHZ sensor clocks
- Support for REC656/CCIR-656 standard (YCbCr 422 format, either 8-bit or 16-bit).
- Support for YCbCr 422 format, either 8- or 16-bit with discrete H and VSYNC signals.
- Support for up to 16-bit input.
- Generates optical black clamping signals.
- Support for shutter signal control.
- Support for digital clamping and black level compensation.
- Support for 10-bit to 8-bit A-law compression.
- Support for a low-pass filter prior to writing to SDRAM. If this filter is enabled, 2 pixels each in the left and right edges of each line are cropped from the output.
- Support for generating output to range from 16-bits to 8-bits wide (8-bits wide allows for 50% saving in storage area).
- Support for downsampling via programmable culling patterns.
- Ability to control output to the DDR2 via an external write enable signal.
- Support for up to 32K pixels (image size) in both the horizontal and vertical directions.



1.2.2 Preview Engine – Image Pipe (IPIPE)

Note: This feature is not currently supported by TI.

The preview engine image pipe (IPIPE) is responsible for transforming raw (unprocessed) image/video data from a sensor (CMOS or CCD) into YCbCr 422 data that is amenable for compression or display. Typically, the output of the preview engine is used for both video compression and displaying it on an external display device, such as a NTSC/PAL analog encoder or a digital LCD. The preview engine is programmed via control and parameter registers. The preview engine supports the following features:

- Conventional Bayer pattern.
- Accepting the input image/video data from either the CCD/CMOS controller or the SDRAM/DDRAM.
- An output width of up to 1280 pixels wide.
- Automatic/mandatory cropping of pixels/lines when edge processing is performed. If all of the corresponding modules are enabled, a total of 14 pixels per line (7 left-most and 7 right-most) and 8 lines (4 top-most and 4 bottom-most) will not be output. For more information, see Section 2.
- Simple horizontal averaging (by factors of 2, 4, or 8) to handle input widths that are greater than 1280 (plus the cropped number) pixels wide.
- Ability to capture a dark frame (instead of applying the conventional image processing to the raw data) and store it in the SDRAM/DDRAM.
- Ability to subtract a dark frame (fetched from the SDRAM/DDRAM memory) for every input raw data frame pixel-by-pixel to improve video quality.
- Ability to perform lens shading compensation instead of the dark frame subtract. Each input pixel is multiplied with a corresponding 8-bit gain value and the result is right shifted by a programmable parameter (0-7 bits).
- Support for A-law decompression to transform non-linear 8-bit data to 10-bit linear data. This feature, which allows data in the SDRAM/DDRAM to be 8-bits only, saves 50% of the area if the input to the preview engine is from the SDRAM/DDRAM.
- A horizontal median filter for reducing temperature induced noise in pixels.
- A programmable noise filter that operates on a 3×3 grid of the same color (effectively, this is a five line storage requirement).
- Digital gain and white balance (color separate gain for white balance).
- Programmable CFA interpolation that operates on a 5×5 grid.
- Programmable RGB-to-RGB blending matrix (9 coefficients for the 3×3 matrix).
- Fully programmable gamma correction (1024 entries for each color held in an on-chip RAM).
- Programmable color conversion (RGB to YUV) coefficients (9 coefficients for the 3 x 3 matrix).
- Luminance enhancement (non-linear) and chrominance suppression and offset.

1.2.3 Resizer

The resizer module can accept input image/video data from either the preview engine or DDR2. The output of the resizer module will be sent to the SDRAM/DDRAM. The resizer module is programmed via its registers that are accessible by a host processor in the system. The resizer module supports the following features:

- Maximal output width of 1280 horizontal pixels
- Input from either the preview engine (on-the-fly processing) or from external SDRAM/DDRAM.
- Support for up to 4× upsampling (digital zoom).
 - Bi-cubic interpolation (4-tap horizontal, 4-tap vertical) can be implemented with the programmable filter coefficients
 - 8 phases of the filter coefficients are supported
 - Optionally select bi-linear interpolation for the chrominance components
 - If the input source is the preview engine, this can be performed on-the-fly
- Support for up to 1/4× downsampling (reducing image size to store more pictures in the memory card)
 - 4-tap horizontal and 4-tap vertical filter coefficients (with 8-phases) for 1x to 1/2x downsampling



- For 1/2× to 1/4× downsampling, use 7-tap mode with 4-phases
- If the input source is the preview engine, this can be performed on-the-fly
- There are further constraints for real-time preview-output resizing due to the limited on-chip memory and processing resources. Horizontal resizer stage output rate is limited to resizer_clock/2.
 - SDRAM-input path has no such restrictions.
 - For example, at a pixel clock of 75 MHZ, no upsampling of full input width can exist. Taking 3/4 of the width and upsampling by 4/3 to full width is possible. At a pixel clock of 37.5 MHZ, upsampling by 2× of the full input width is affordable. By taking 3/4 of the full width, upsampling by as much as 8/3 can occur.
- Support for resizing either YUV 422 packed data (16-bits) or color separate data (assumed to be 8-bit data) that is contiguous. The input source for the color separate data should be the DDR2.
- Separate/independent resizing factor for the horizontal and vertical directions.
- Available upsampling and downsampling ratios are: 256/N, with N ranging from 64 to 1024.
- Programmable luminance sharpening after the horizontal resizing and before the vertical resizing step.

1.2.4 Hardware 3A (H3A)

Note: This feature is not currently supported by TI.

The H3A module is designed to support the control loops for auto focus (AF), auto white balance (AWB), and auto exposure (AE) by collecting metrics about the imaging/video data. The metrics are used to adjust the various parameters for processing the imaging/video data. There are two main blocks in the H3A module:

- Auto focus (AF) engine
- Auto exposure (AE) and auto white balance (AWB) engine

The AF engine extracts and filters the red, green, and blue data from the input image/video data and provides either the accumulation or peaks of the data in a specified region. The specified region is a two-dimensional block of data and is referred to as a "paxel" for the case of AF.

The AE/AWB engine accumulates the values and checks for saturated values in a sub-sampling of the video data. In the case of the AE/AWB, the two-dimensional block of data is referred to as a "window". Thus, other than referring to them by different names, a paxel and a window are essentially the same thing. However, the number, dimensions, and starting position of the AF paxels and the AE/AWB windows are separately programmable.

1.2.4.1 Auto Focus (AF) Engine

The following features are supported by the AF engine:

- Support for a Peak Mode in a paxel (a paxel is defined as a two-dimensional block of pixels).
- · Accumulate the maximum Focus Value of each line in a paxel
- Support for an accumulation/sum mode (instead of peak mode).
- Accumulate focus value in a paxel.
- Support for up to 36 paxels in the horizontal direction and up to 128 paxels in the vertical direction. The
 number of horizontal paxels is limited by the memory size, while the vertical number of paxels is not.
 Therefore, the number of paxels in horizontal direction is smaller than the number of paxels in vertical
 direction.
- Programmable width and height for the paxel. All paxels in the frame are the same size.
- Programmable red, green, and blue position within a 2×2 matrix.
- Separate horizontal start for paxel and filtering.
- Programmable vertical line increments within a paxel.
- Parallel IIR filters configured in a dual-biquad configuration with individual coefficients (2 filters with 11 coefficients each). The filters compute the sharpness/peaks in the frame to focus on.



1.2.4.2 Auto Exposure (AE) and Auto White Balance (AWB) Engine

The following features are supported by the AE/AWB engine:

- Accumulate clipped pixels along with all non-saturated pixels
- Support for up to 36 horizontal windows.
- Support for up to 128 vertical windows.
- Programmable width and height for the windows. All windows in the frame are the same size.
- Separate vertical start coordinate and height for a black row of paxels that is different than the remaining color paxels.
- Programmable horizontal sampling points in a window
- Programmable vertical sampling points in a window

1.2.5 Histogram

|--|

The histogram module accepts raw image/video data (either 3 or 4 colors) and bins the pixels on a value (and color separate) basis. The value of the pixel itself is not stored; but, each bin contains the number of pixels that are within the appropriate set range. The source of the raw data for the histogram is typically a CCD/CMOS sensor (via the CCD controller module) or optionally from SDRAM/DDRAM. The following features are supported by the histogram module:

- Support for up to four regions/areas.
 - Each region has its own horizontal/vertical start and end position
 - When regions overlap, pixels from the overlapped area are accumulated into the highest priority region only (the priority is region0 > region1 > region2 > region3)
- Support for conventional Bayer pattern sensors. Each region is capable of accumulating 4 colors separately.
- Support for 32, 64, 128, or 256 bins per color per region.
 - If the number of regions is 1, then 32, 64, 128, or 256 bins per color is allowed
 - If the number of regions is 2, then 32, 64, or 128 bins per color is allowed
 - If the number of regions is 3, then 32 or 64 bins per color is allowed
 - If the number of regions is 4, then 32 or 64 bins per color is allowed
- Support for automatic clear of the histogram RAM once the DSP reads that location (programmable register).
- Support for saturation of the pixel count if the count exceeds the maximum value that the memory location can hold (each memory location is 20-bits wide).
- Support for a downshift ranging from 0 to 7 bits (this implies that the maximum range of each bin will be 128).
- The last bin (highest range of values) will accumulate any value that is higher than the lower bound. For example, if 32 bins are set up so that each bin accumulates a range of 8 or a downshift of 3 (0 to 7, 8 to 15, etc.), the last bin shall accumulate all values higher than 248 and not just the range of values from 248 to 255.



1.3 Functional Block Diagram

Figure 2 shows a high-level block diagram of the VPFE functional blocks, along with the different data flow paths. These data flow paths show how the various modules of the VPFE interact and the data source(s) for the statistics generation modules (H3A and histogram).

DDR EMIF VPFE SYN MODE.WEN PCR.SDRPORT PCR.SOURCE RSZ CNT.INPSRC CCDC input Preview CCDC interface engine Resizer FMTCFG.VPEN PCR.RSZPORT Video port interface (10-bit RAW) SYN_MODE.SDR2RSZ НЗА Histogram HIST_CNT.SOURCE

Figure 2. Video Processing Front End (VPFE) Block Diagram

1.4 Use Case Statement

The VPFE supports image data acquisition from sensor and digital video sources in various modes/formats. YUV sources have minimal image processing applied and can either be passed directly to external memory/DDR2 or passed to the resizer for scaling prior to writing to DDR2. Raw imager data modes (non-YUV sources) are supported by the statistics collection modules (H3A and histogram) as well as full preview engine image signal processing functions, plus resizing after preview.

The same processing options are supported when processing data sourced from DDR2. The only exception is that the H3A module cannot operate on data from DDR2.

Zooming at ratios greater than the $4\times$ ratio in a single pass are not supported by the resizer. However, this can be done by passing the resized data from DDR2 through the resizer again as long as the real-time deadlines can be met. This will be discussed in more detail in Section 5.5.5.1.



2 Camera Subsystem Environment

The VPFE interface signals are shown in Table 1.

Note:

These signals can take on different meanings for the DM643x DMP, depending on the specific interface chosen. Pin multiplexing is controlled from the System module. The following sections describe each of the supported scenarios.

Table 1. Interface Signals for Video Processing Front End

Pin Name	Description
PCLK	Pixel Clock
VD	V sync
HD	H sync
CI7/CCD15	C IN signal/CCD in signal
CI6/CCD14	C IN signal/CCD in signal
CI5/CCD13	C IN signal/CCD in signal
CI4/CCD12	C IN signal/CCD in signal
CI3/CCD11	C IN signal/CCD in signal
CI2/CCD10	C IN signal/CCD in signal
CI1/CCD9	C IN signal/CCD in signal
CI0/CCD8	C IN signal/CCD in signal
YI7/CCD7	Y IN signal/CCD in signal
YI6/CCD6	Y IN signal/CCD in signal
YI5/CCD5	Y IN signal/CCD in signal
YI4/CCD4	Y IN signal/CCD in signal
YI3/CCD3	Y IN signal/CCD in signal
YI2/CCD2	Y IN signal/CCD in signal
YI1/CCD1	Y IN signal/CCD in signal
YI0/CCD0	Y IN signal/CCD in signal
C_WEN	CCD Write Enable signal
C_FIELD/R0	CCD Field signal/R0 (VPBE)



2.1 Parallel Generic Configuration (Raw)

The generic raw interface configuration is typically used for interfacing to image sensors. The VPFE supports up to 16 bits of resolution for each sample, but sensors typically only output 8, 10, 12, or 14 bits of useful resolution, depending on the imager and the associated AFE.

2.1.1 Parallel Generic Configuration (Raw) Signal Interface

Table 2 shows the interface connections for the Raw Mode interface. The device can support up to 16 bits of resolution for each sample but sensors typically only output 8, 10, 12, or 14 bits of useful resolution depending on the imager and associated AFE. When the number of data lines is less than 16, it is recommended to connect the Raw data to the lower data lines of CCD[15-0]. Then the SYN_MODE.DATSIZ register can be used to indicate the bit size of the input so that the hardware ignores the upper bits that are not connected.

Pin Name Description **PCLK** Pixel Clock VD V sync HD H sync CCD15 CCD in signal CCD14 CCD in signal CCD13 CCD in signal CCD12 CCD in signal CCD11 CCD in signal CCD10 CCD in signal CCD9 CCD in signal CCD8 CCD in signal CCD7 CCD in signal CCD6 CCD in signal CCD5 CCD in signal CCD4 CCD in signal CCD3 CCD in signal CCD2 CCD in signal CCD1 CCD in signal CCD0 CCD in signal C WE CCD Write Enable signal C_FIELD/R0 CCD Field signal/R0 (VPBE)

Table 2. Interface Signals for Raw Mode

2.1.2 Parallel Generic Configuration (Raw) Signal Interface Description

The VPFE can either generate the H/V sync signals needed to interface with sensors or source them from the sensor or timing generator. The PCLK or the pixel clock must always be provided as an input.



2.1.3 Parallel Generic Configuration (Raw) Protocol and Data Formats

The timing generator in the CCD controller either enables the use of external sync signals (HD/VD) or internally-generated timing signals. Figure 3 shows various CCD controller register settings related to the timing. The shaded area is the physical imager size and the gray area is the valid data area. The image data in this area is processed and stored to external SDRAM/DDRAM or sent out to the various VPFE modules. The vertical start position for even and odd fields can be configured independently.




Figure 3. Raw Mode Timing Diagram

The bits of data from each pixel are stored in the lower bits of a 16-bit SDRAM word, and the unused bit positions are filled with zeros. The DDR data format is shown in Figure 4. There is an optional 10-bit to 8-bit A-Law compression so that 10-bit data can be reduced to 8-bit dynamic range and packed to save DDR memory usage.




Figure 4. DDR2 Output Format



2.2 ITU-R BT.656 Configuration Functional Interface

ITU-R BT.656 (sometimes referred to as either CCIR-656 or REC656) is a specification that provides a method to transfer YCbCr-4:2:2 formatted digital video data over an 8/10-bit wide interface.

Note

The BT.656 specification is for 525-line and 625-line, digital component video signals in compliance with BT.601.

2.2.1 ITU-R BT.656 Configuration Signal Interface

Table 3 shows the interface connections for the ITU-R BT.656 interface.

Data and timing codes are transferred over the same 8/10-bit interface. When in BT.656 mode, only the data lines and clock signal are connected between the external device and the CCD controller module of the VPFE. An NTSC/PAL decoder is an example of an external device that may be connected to the CCIR-656 interface.

Data lines CCD[7:0] are used for 8-bit YCbCr data and data lines CCD[9:0] are used for 10-bit YCbCr data. The video timing signals, HD, VD, and FIELD are generated internally by the CCD controller module of the VPFE.

Table 3. Interface Signals for ITU-R BT.656 Mode

Pin Name	Description
PCLK	Pixel Clock
CCD9	CCD Data/BT.656 Data (optional, for 10-bit interface)
CCD8	CCD Data/BT.656 Data (optional, for 10-bit interface)
CCD7	CCD Data/BT.656 Data
CCD6	CCD Data/BT.656 Data
CCD5	CCD Data/BT.656 Data
CCD4	CCD Data/BT.656 Data
CCD3	CCD Data/BT.656 Data
CCD2	CCD Data/BT.656 Data
CCD1	CCD Data/BT.656 Data
CCD0	CCD Data/BT.656 Data



2.2.2 ITU-R BT.656 Configuration Signal Interface Description

Two timing reference codes synchronize HD, VD, and FIELD to the video data. At the start and end of each video data block, the device sends a unique timing reference code. The start code is called the start of active video signal (SAV), and the end code is called the end of active video signal (EAV). The SAV and EAV codes proceed and follow valid data, as shown in Figure 5. HD, VD, and FIELD are generated internally by the CCD controller, based on the SAV and EAV codes. Other CCD controller register settings allow you to control when to read/save valid data to DDR.




Figure 5. BT.656 Signal Interface

2.2.3 ITU-R BT.656 Configuration Protocol and Data Formats

Both timing reference signals, SAV and EAV, consist of a four word sequence in the following format: FF 00 00 XY, where FF 00 00 are a set preamble and the fourth word defines the field identification, the state of vertical field blanking, the state of horizontal line blanking, and protection (error correction) codes. The bit format of the fourth word is shown in Table 4 and the definitions for bits, F, V, and H, are given in Table 5. F, V, and H are used in place of the usual horizontal sync, vertical sync, and blank timing control signals. Bits P3, P2, P1, and P0 are protection (error correction) bits for F, V, and H. The relationship between F, V, and H and the protection (error correction) bits is given in Table 6. To enable error correction, set the ECCFVH bit in the REC656IF register to 1. The CCD controller will automatically detect and apply error correction when the ECCFVH bit is enabled.

When operating in CCIR-656 mode, data is stored in SDRAM according to the format shown in Figure 6 when the PACK8 bit in SYN MODE is set to 1.

Note that the CCD controller outputs the XY code in the SAV and EAV into the SDRAM. In order to eliminate this, you should set the SPH field in HORZ_INFO to SPH + 1. In addition, the NPH field in HORZ_INFO should be set to accurately represent the number of active pixels.



Table 4. Video Timing Reference Codes for SAV and EAV

Data Bit Number	First Word (FF)	Second Word (00)	Third Word (00)	Fourth Word (XY)
9 (MSB)	1	0	0	1
8	1	0	0	F
7	1	0	0	V
6	1	0	0	Н
5	1	0	0	P3
4	1	0	0	P2
3	1	0	0	P1
2	1	0	0	P0
1	1	0	0	0
0	1	0	0	0

Table 5. F, V, H Signal Descriptions

Signal	Value	Command
F	0	Field 1
	1	Field 2
V	0	0
	1	Vertical blank
Н	0	SAV
	1	EAV

Table 6. F, H, V Protection (Error Correction) Bits

F	V	Н	P3	P2	P1	P0
0	0	0	0	0	0	0
0	0	1	1	1	0	1
0	1	0	1	0	1	1
0	1	1	0	1	1	0
1	0	0	0	1	1	1
1	0	1	1	0	1	0
1	1	0	1	1	0	0
1	1	1	0	0	0	1

Figure 6. BT.656 Mode Data Format in SDRAM

31					0	
	8 bit × 4	Pixel3 (Y1/Cr0)	Pixel2 (Cr0/Y1)	Pixel1 (Y0/Cb0)	Pixel0 (Cb0/Y0)	



2.3 Generic YUV Interface

The CCD controller can accept generic YCbCr-4:2:2 formatted digital video data over an 8/16-bit wide interface..

Note

The BT.656 specification is for 525-line and 625-line digital component video signals in compliance with BT.601.

2.3.1 Generic YUV Configuration Signal Interface

Table 7 shows the interface connections for the generic YUV interface.

Unlike the BT.656 mode, discrete HD and VD signals are required. An example of an external device that may be connected to the YUV interface is the NTSC/PAL decoder.

In 8-bit mode, data lines YI[7:0] or CI[7:0] can be used for input. When using an 8-bit interface, the YI[7:0] inputs are typically used; however, either set of data inputs can be used. Alternately, two separate imagers can be physically connected (but only one can be active at any given time). The YCINSWP bit in CCDCFG determines which set of 8-bit inputs are active.

In 16-bit mode, data lines YI[7:0] and CI[7:0] are used for input with the Cr/Cb data multiplexed on the CI[7:0] signals. The YCINSWP bit in CCDCFG is used to swap the Y and Cr/Cb data lines.

Pin Name	Description
PCLK	Pixel Clock
VD	V sync
HD	H sync
CI7	C IN/Y IN
CI6	C IN/Y IN
CI5	C IN/Y IN
CI4	C IN/Y IN
CI3	C IN/Y IN
CI2	C IN/Y IN
CI1	C IN/Y IN
CI0	C IN/Y IN
YI7	Y IN/C IN
YI6	Y IN/C IN
YI5	Y IN/C IN
YI4	Y IN/C IN
YI3	Y IN/C IN
YI2	Y IN/C IN
YI1	Y IN/C IN
YI0	Y IN/C IN

Table 7. Interface Signals for YUV Interface



2.3.2 Generic YUV Configuration Protocol and Data Formats

In 8-bit mode, the position on the Y data in relation to Cr/Cb data is configurable by the Y8POS bit setting in CCDCFG. The byte ordering of data is swapped by the BSWD bit setting in CCDCFG. For 8-bit inputs, the PACK8 bit in SYN_MODE must be set to pack the data in SDRAM properly.

Table 8. DDR Storage Format for YCbCr Processing

SDRAM Data Format

SDRAM Address
N
N + 1
N + 2

Upper word			Lower	word		
MSB (31)		LSB (16)	MSB (15)			LSB (0)
Y1	Cr0		Y0		Cb0	
Y3	Cr2		Y2		Cb2	
Y5	Cr4		Y4		Cb4	

2.4 VPFE/Camera Subsystem I/O Multiplexing

The various VPFE Imager interface modes have unique pin multiplexing options, as shown in Table 9. The System Module controls some of these settings. The remaining settings are controlled by the mode in which the controller is placed. Refer to the device-specific data manual to determine how pin multiplexing affects the VPFE.

Table 9. Signals for VPFE Digital Display Modes

Pin Name	PRGB	YCC16	YCC8	REC656
PCLK	PCLK	PCLK	PCLK	PCLK
VD	VD	VD	VD	-
HD	HD	HD	HD	-
CI7	D[15]	CI[7] / YI[7]	Y7,Cb7,Cr7	-
CI6	D[14]	CI[6] / YI[6]	Y6,Cb6,Cr6	-
CI5	D[13]	CI[5] / YI[5]	Y5,Cb5,Cr5	-
CI4	D[12]	CI[4] / YI[4]	Y4,Cb4,Cr4	-
CI3	D[11]	CI[3] / YI[3]	Y3,Cb3,Cr3	-
CI2	D[10]	CI[2] / YI[2]	Y2,Cb2,Cr2	-
CI1	D[9]	CI[1] / YI[1]	Y1,Cb1,Cr1	Y9,Cb9,Cr9
CI0	D[8]	CI[0] / YI[0]	Y0,Cb0,Cr0	Y8,Cb8,Cr8
YI7	D[7]	YI[7] / CI[7]	Y7,Cb7,Cr7	Y7,Cb7,Cr7
YI6	D[6]	YI[6] / CI[6]	Y6,Cb6,Cr6	Y6,Cb6,Cr6
YI5	D[5]	YI[5] / CI[5]	Y5,Cb5,Cr5	Y5,Cb5,Cr5
YI4	D[4]	YI[4] / CI[4]	Y4,Cb4,Cr4	Y4,Cb4,Cr4
YI3	D[3]	YI[3] / CI[3]	Y3,Cb3,Cr3	Y3,Cb3,Cr3
YI2	D[2]	YI[2] / CI[2]	Y2,Cb2,Cr2	Y2,Cb2,Cr2
YI1	D[1]	YI[1] / CI[1]	Y1,Cb1,Cr1	Y1,Cb1,Cr1
YI0	D[0]	YI[0] / CI[0]	Y0,Cb0,Cr0	Y0,Cb0,Cr0
C_WE	C_WE	C_WE	C_WE	-
EM_A_21	C_FIELD	C_FIELD	C_FIELD	-



2.4.1 Y/C Data BUS Swap

There is an option to swap the upper and lower portion of the 16-bit YUV data bus (the YCINSWP bit in the CCDCFG). This will swap the luma and chroma samples in 16-bit YUV mode. Swapping portions of the 16-bit YUV data bus will determine which half of the bus is used as the input source in 8-bit mode and can be used in 8-bit YUV mode to support two separate YUV input ports. It cannot be used in REC656 mode.

2.4.2 CCD and LCD Control Signal Multiplexing

The CCD and LCD controllers in the VPSS require additional control signals for certain modes of operation. Each of these signals has a separate enable bit in the PINMUX0 register that selects between the control signal function and other pin functions. Refer to the device-specific data manual to determine how pin multiplexing affects the VPFE.

2.5 VPSS Initialization

The following steps are required to configure the VPSS:

- 1. Perform the necessary device pin multiplexing setup (see the device-specific data manual).
- 2. Program the VDD3P3V_PWDN register to power up the IO pins for the VPSS (see the device-specific data manual).



3 Integration

This section describes how the VPFE subsystem is integrated into the TMS320DM643x DMP.

3.1 Clocking, Reset, and Power Management Scheme

3.1.1 Clocks

3.1.1.1 Processing and DMA Clock

The DM643x VPFE module is a DMA master and resides in the CLKDIV3 clock domain; thus, its processing logic is clocked at 153 MHZ or 198 MHZ. This clock is the VPSSmstr module in the Power and Sleep Controller (PSC) and it is shared with the video processing back end (VPBE). Thus, this clock can be gated off to conserve power, but this also precludes use of the VPBE. The VPFE modules utilize auto clock gating on a clock-by-clock basis to conserve dynamic power during periods of inactivity. In addition, the VPFE clocks can be gated off using the CLK OFF bit in the VPBE peripheral control register (PCR).

Note that the clock should only be disabled when the VPFE is not operational. The clocks should be enabled prior to any other operations on the VPFE (including reading/writing other registers).

3.1.1.2 Register Interface Clock

The DM643x VPFE module includes a Slave Port for the control registers that resides in the CLKDIV6 clock domain; thus, the CPU register interface is clocked at 76.5 MHZ or 99 MHZ. This clock is the VPSSslv module in the PSC and it is shared with the VPBE. Thus, this clock can be gated off to conserve power, but this also precludes use of the VPBE.

3.1.2 Resets

The DM643x VPFE module resets are tied to the device reset signals.

In addition, the VPFE modules can be reset by transitioning to the SyncReset state of the PSC. Note that the VPFE is a subset of the VPSS module and has two module domains, the VPSSmstr processing domain and the VPSSslv register interface; thus, resetting either of these also affects the video processing back end (VPBE).



3.1.3 Power Domain and Power Management

The VPFE module resides in the "Always On" power domain, along with the DSP core and other peripherals. When powered, the VPFE modules utilize auto clock gating on a clock-by-clock basis to conserve dynamic power during periods of inactivity. As a result, there is no way to disable the VPFE module using the Power and Sleep Controller (PSC) and the PSC states of Disable and SwRstDisable have no meaning.

3.1.3.1 General Power Down Guidelines

Active power consumption is minimized when clocks are disabled. The three levels of clock gating the VPSS are as follow:

- Clock gate within the VPSS by programming the VPSS registers (for example, using VPBE.PCR.CLK_OFF, VENC.VMOD.VENC, CCDC.PCR.ENABLE). This method allows you to selectively clock gate portions within the VPSS.
- Clock gate through the Local Power and Sleep Controller (LPSC0 and LPSC1). This stops the clocks
 at the VPSS boundary. This level of clock gating is only allowed if the entire VPSS is not used. This
 method cannot be used to selectively clock gate portions of the VPSS. This method not only stops the
 video clock sources at the VPSS boundary, it also stops the chip-level system clocks to the VPSS logic
 and VPSS register interface.
- Clock gate at the clock source (for example, using SYSTEM.VPSS_CLKCTL.VENCLKEN, SYSTEM.VPSS_CLKCTL.DACCLKEN). This method allows you to selectively clock gate portions of the VPSS by gating only the clock sources not needed. This method is typically used along with the first method to maximize power saving by stopping clocks at their sources.

The following sections make use of one or more of these methods to achieve power savings.

3.1.3.2 Minimize Active Power when Entire VPSS is Not Used

If the entire VPSS is not used, power saving can be achieved by stopping the clock at the VPSS boundary (using the Power and Sleep Controller (PSC)), and also at the clock source.

Use PSC to completely disable the VPSS module and all logic gated by external clocks:

- Disable the VPSSmstr module in the PSC (either Disable or SwRstDisable). This disables the clock to the VPSS logic and the VPSS shared DMA logic and memory buffers. Note that this also disables the VPFE logic.
- Disable the VPSSslv module in the PSC (either Disable or SwRstDisable). This disables the clock to the VPSS register interface. Note that this also disables the register interface for the VPFE modules.

To disable clock sources to the VPSS module:

- VPFE clock sources
 - Disable any external imaging device driving the VPFE pixel clock (PCLK) to avoid clocking any input logic and any of the VPBE logic via passthrough.
- VPBE clock sources:
 - Stop the clocks by programming the VPSS clock mux control register (VPSS_CLKCTL) in the System Module:
 - Stop the DAC clock directly by clearing the DACCLKEN bit in VPSS_CLKCTL to 0.
 - Stop the VENC clock directly by clearing the VENCLKEN bit in VPSS CLKCTL to 0.
 - For further power savings, you can disable all of the VPBE clock sources:
 - VPBECLK: Disable any external VPBECLK source to avoid clocking any output logic.
 - PCLK: Disable any external PCLK source.
 - PLLC1 SYSCLKBP: Disable PLLC1 SYSCLKBP clock source by clearing the BPDEN bit in BPDIV to 0 in PLL Controller 1.
 - PLLC2 SYSCLK2: Disable PLLC2 SYSCLK2 clock source by clearing the D2EN bit in PLLDIV2 to 0 in PLL Controller 2.



3.1.3.3 Minimize Active Power When Video DAC is Not Used

If the video DAC of the VPBE is not used, perform the following step to minimize active power:

- Stop the DAC clock directly by clearing the DACCLKEN bit in the VPSS clock mux control register (VPSS_CLKCTL) to 0.
- Note that when PCLK is used for the VPBE (CLK_VENC), the DAC clock is automatically disabled: set the MUXSEL bits in VPSS CLKCTL to 3h.

3.1.3.4 Minimize Active Power When only VPBE is Used (VPFE is Disabled)

In VPBE only mode, where the VPFE is not used, perform the following step to minimize active power:

VPBE only mode: Clock gate VPFE only, but keep VPBE active:

- Disable the CCD controller (CCDC) in the VPFE by clearing the ENABLE bit in the CCDC peripheral
 control register (PCR) to 0. If only selected modules within the VPFE need to be clock gated, program
 the individual enable bits (within the VPFE submodules) to disable the modules (Resizer, Histogram,
 etc.). Note that modules are disabled by default, so coming out from a device reset makes this step not
 necessary. Another point, if the CCDC is disabled, other modules (primarily the Resizer) can still be
 used if the module has an input path from the DDR.
- For further power saving, disable any external imaging device driving the VPFE pixel clock (PCLK) to avoid clocking any input logic and any of the VPBE logic via passthrough.

If the video DAC of the VPBE is not needed, further power saving can be achieved by following Section 3.1.3.3 to clock gate the video DAC.

3.1.3.5 Minimize Active Power When only VPFE is Used (VPBE is Disabled)

In VPFE only mode, where the entire VPBE is disabled and is not used, perform the following step to minimize active power:

VPFE only mode: Clock gate VPBE only, but keep VPFE active:

- Gate all VPBE clocks off by setting the CLK_OFF bit in the VPBE peripheral control register (PCR) to 1.
- Disable the video encoder (VENC) operation by clearing the VENC bit in the VENC video mode register (VMOD) to 0.
- For further power savings, gate the clocks at the source:
 - Gate CLK_VENC by stopping it at the source (at the clock input pin or by clearing the VENCLKEN bit in the VPSS clock mux control register (VPSS_CLKCTL) to 0).
 - Gate CLK_DAC by stopping it at the source (at the clock input pin or by clearing the DACCLKEN bit in VPSS_CLKCTL to 0).



3.2 Hardware Requests

3.2.1 Interrupt Requests

The DM643x VPFE generates interrupts to the DSP as shown in Table 10. With the exception of the CCD controller interrupts, these all indicate an end-of-frame event (that is, processing has completed for a frame). These can be unique per VPFE module because each can have different processing limits. For more details on interrupts, see Section 5.

Table 10. DSP Interrupts - VPFE

INT Number	Acronym	Source
24	VDINT0	VPSS - CCD Controller
25	VDINT1	VPSS - CCD Controller
26	VDINT2	VPSS - CCD Controller
27	HISTINT	VPSS - Histogram
28	H3AINT	VPSS - AE/AWB/AF
29	PRVUINT	VPSS - Previewer
30	RSZINT	VPSS - Resizer

3.2.2 EDMA Requests

There are four VPFE-related EDMA events as shown in Table 11. These all indicate an end-of-frame event (that is, processing has completed for a frame).

Table 11. EDMA Events - VPFE

Event Number	Binary	Event Name
6	000 0110	VPSS Histogram Event
7	000 0111	VPSS H3A Event
8	000 1000	VPSS Previewer Event
9	000 1001	VPSS Resizer Event

The purpose of routing the events to the EDMA is to allow for update of the module registers by using the DMA scheme versus direct CPU write. Normally, the DSP performs this function, but in some cases the DSP can be tied up with other activities and the interrupt latency is critical when dealing with the VPFE modules. Consider the following example; a digital zoom of $10\times$ is required. The resizer needs to be operated in two passes, the first pass using input from the preview engine and the second pass using input from the SDRAM/DDR (using the output of the first pass). The resizer registers need to be altered as soon as the first pass is complete. Tying the resizer event to the EDMA allows instantaneous DMA of the new register settings for the second resize pass. For more details on this example, see the resizer programming model in Section 5.5.5.1.



3.3 VPFE/ISP Top-Level Register Mapping Summary

The register mapping for the VPFE is shown in Table 12.

Table 12. VPFE Module Register Map

VPSS Registers	01C7 0000h		16K
Reserved	01C7 0000h	01C7 03FFh	1K
CCD Controller	01C7 0400h	01C7 07FFh	1K
Preview Engine	01C7 0800h	01C7 0BFFh	1K
Resizer	01C7 0C00h	01C7 0FFFh	1K
Histogram	01C7 1000h	01C7 13FFh	1K
Hardware 3A	01C7 1400h	01C7 17FFh	1K

Functional Description

4.1 **Block Diagram**

The DM643x VPSS block diagram is shown in Figure 7. Additional detailed block diagrams are shown in the Interface and Image Processing subsections.

EMIF -> SDRAM/DDRAM VPBE VPFE Shared buffer logic (SBL) OSD Resizer Video port Clk interface Ł Preview gen (VPI) CMOS/CCD CCDC or video decoder Analog data (DACS) НЗА **VENC** Digital data (LCD) Histogram Control bus I/F

Figure 7. Video Processing Subsystem Block Diagram



4.2 Interfacing with Image Sensors

The CCD controller supports sensor/image input interfaces and they are described in the following sections. See the programming model descriptions (Section 5) for further information on configuring the CCD controller for operation in the various modes.

4.2.1 Generic Parallel Interface – Raw CCD Data

The generic parallel or raw CCD interface supports up to a 16-bit data path to CMOS or CCD sensors (CCD + AFE) sensors. The signal interface is described in Table 13.

Table 13. CCD Interface Signals

Name	I/O	Function
CCD[15:0]	I	Image Data – mode set by SYN_MODE.INPMOD (not REC656IF.R656ON)
		 Bit width can be configured between 8 bits and 16 bits (SYN_MODE.DATSIZ)
		 The polarity of the input image data can be reversed (SYN_MODE.DATAPOL)
VD	I/O	VSYNC - Vertical sync signal
		 This signal can be configured as an input or an output (SYN_MODE.VDHDOUT)
		 When configured as an input, the CCD or CMOS sensor must supply the VD signal
		 When configured as an output, the VPFE will supply the VD signal and the VD width (HD_VD_WID.VDW) and lines per frame (PIX_LINES.HLPFR) must be configured
		 The polarity of VD can be reversed (SYN_MODE.VDPOL)
HD	I/O	HSYNC - Horizontal sync signal
		 This signal can be configured as an input or an output (SYN_MODE.VDHDOUT)
		 When configured as an input, the CCD or CMOS sensor must supply the HD signal
		 When configured as an output the VPFE will supply the HD signal and the HD width (HD_VD_WID.HDW) and pixels per line (PIX_LINES.PPLN) must be configured
		 The polarity of HD can be reversed (SYN_MODE.HDPOL)
C_FIELD	I/O	Field identification signal (optional – SYN_MODE.FLDMODE)
		 This signal can be configured as an input or an output (SYN_MODE.FLDOUT)
		When configured as an input, the CCD or CMOS sensor must supply the field identification signal
		 When the field identification signal is set to be an input to the VPFE, this signal can be configured to be latched by the VD signal (CCDCFG.FIDMD)
		 When configured as an output, the VPFE will supply the field identification signal
		 The polarity of the field identification signal can be reversed (SYN_MODE.FLDPOL)
C_WE	1	CCD Write Enable signal (optional – SYN_MODE.EXWEN)
		 This signal will determine when data is captured/processed/saved to memory or sent for further processing
		 If enabled (SYN_MODE.EXWEN), image data will only be captured/processed/saved to memory or sent for further processing depending on the state of CCDCFG.WENLOG
		 Data can be saved when either <u>C_WE</u> is active AND the pixels are within the internal frame (HORZ_INFO.SPH, HORZ_INFO.NPH, VERT_START.SLV, VERT_LINES.NLV) or data can be saved only when <u>C_WE</u> is active OR the pixels are within the internal frame (CCDCFG.WENLOG)
PCLK	I	Pixel clock
		 This signal is the pixel clock used to load image data into the CCD controller
		 The CCD controller can be configured to capture on either the rising or falling edge of the PCLK signal (PCLKINV in System module)
		The maximum pixel clock rate is 75 MHZ

As described in Table 13, the VPFE can be separately configured to either source or sink the VD/HD, and Field ID signals. If any of these signals are sourced, then the VPFE CCD controller must be configured via register settings for the proper timing generation. The definition of the captured frame must be set regardless of the control signal settings but these settings are described in the data processing section.



4.2.1.1 Mode Information – Always Required

- SYN_MODE.INPMOD input mode
- SYN_MODE.DATSIZ size (bit width) of input data always stored in LSBs
- SYN_MODE.DATAPOL polarity of input data
- SYN_MODE.VDPOL VD polarity
- SYN_MODE.HDPOL HD polarity
- SYN_MODE.VDHDOUT VD/HD signal direction
- SYN_MODE.FLDMODE Field mode
- SYN_MODE.FLDOUT C_Field signal direction

4.2.1.2 Timing Information – Optional, Depending on Control Signals and Sensor Mode

- If SYN_MODE.FLDMODE is enabled:
 - SYN_MODE.FLDOUT C_FIELD signal direction
 - SYN_MODE.FLDPOL C_FIELD polarity
 - CCDCFG.FIDMD C FIELD latch information
- If SYN_MODE.VDHDOUT is output:
 - HD_VD_WID.VDW VD width
 - PIX_LINES.HLPFR Half lines per frame
 - HD_VD_WID.HDW HD width
 - PIX_LINES.PPLN Pixels per line
- If SYN_MODE.EXWEN is enabled (external C_WE signal):
 - CCDCFG.WENLOG determines when data is valid along with frame settings




Figure 8. CCD Controller Frame and Control Signal Definitions



4.2.2 ITU-R BT.656 Interface

The REC656 interface supports either 8-bit or 10-bit processing if input video YUV data. See the programming guide section for configuring this mode.

Since the sync information is carried along with the data lines, there are no sync signal interfaces or CCD controller configuration settings to make other than the start/end pixels and the line length and vertical frame size.

The signal interface is described in Table 14.

Table 14. ITU-R BT.656 Interface Signals

Name	I/O	Function
CCD[9:0]	I	Image Data – mode set by REC656IF.R656ON
		 Bit width can be configured to either 8 bits or 10 bits (CCDCFG.BW656)
		 The polarity of the input image data can be reversed (SYN_MODE.DATAPOL)
PCLK	I	Pixel clock
		 This signal is the pixel clock used to load image data into the CCD controller
		 The CCD controller can be configured to capture on either the rising or falling edge of the PCLK signal (PCLKINV in System module)
		The maximum pixel clock rate is 75 MHZ



4.2.3 Digital YUV Interface

The digital YUV interface supports either 8-bit or 16-bit devices. The signal interface is described in Table 15.

Table 15. CCD Interface Signals

Name	I/O	Function
CCD[15:0] =	I	Image Data – mode set by SYN_MODE.INPMOD (not REC656IF.R656ON)
YI[7:0]/CI[7:0]		 Bit width can be configured to either 8 bits or 16 bits (SYN_MODE.INPMOD)
		 The polarity of the input image data can be reversed (SYN_MODE.DATAPOL)
		 When 16-bit interface is used, the Y and C inputs can be swapped (CCDCFG.YCINSWP)
		 When 8-bit interface is used, either half of the bus can be connected (CCDCFG.YCINSWP)
		 When 8-bit interface is used, the position of the Y data can be set to either the even or odd pixel (CCDCFG.Y8POS)
VD	I/O	VSYNC - Vertical sync signal
		 This signal can be configured as an input or an output (SYN_MODE.VDHDOUT)
		 When configured as an input, the signal source sensor must supply the VD signal
		 When configured as an output, the VPFE will supply the VD signal and the VD width (HD_VD_WID.VDW) and lines per frame (PIX_LINES.HLPFR) must be configured
		 The polarity of VD can be reversed (SYN_MODE.VDPOL)
HD	I/O	HSYNC - Horizontal sync signal
		 This signal can be configured as an input or an output (SYN_MODE.VDHDOUT)
		 When configured as an input, the signal source must supply the HD signal
		 When configured as an output, the VPFE will supply the HD signal and the HD width (HD_VD_WID.HDW) and pixels per line (PIX_LINES.PPLN) must be configured
		 The polarity of HD can be reversed (SYN_MODE.HDPOL)
C_FIELD	I/O	Field identification signal (optional – SYN_MODE.FLDMODE)
		 This signal can be configured as an input or an output (SYN_MODE.FLDOUT)
		 When configured as an input, the signal source must supply the field identification signal
		 When the field identification signal is set to be an input to the VPFE, this signal can be configured to be latched by the VD signal (FIDMD)
		 When configured as an output, the VPFE will supply the field identification signal
		 The polarity of the field identification signal can be reversed (SYN_MODE.FLDPOL)
PCLK	I	Pixel clock
		 This signal is the pixel clock used to load image data into the CCD controller
		 The CCD controller can be configured to capture on either the rising or falling edge of the PCLK signal (PCLKINV in SYSTEM module)
		The maximum pixel clock rate is 75 MHZ




4.3 VPFE Data/Image Processing

This section describes the image/data processing of each module in the VPFE in more detail.

4.3.1 CCD Controller Processing – Raw Data Mode

The CCD controller interfaces with external image sources, not just CCD sensors. It supports both raw Bayer data from CCD/CMOS sensors and processed YUV data from either a CMOS sensor with integrated image processing or a Video Decoder interface. A high-level block diagram of the CCD controller is shown in Figure 9. Depending on the input data type, some blocks may not be applied and others must be explicitly enabled or disabled.

Figure 9. CCD Controller Processing Block Diagram - Raw Data Mode



The following sections describes the CCD controller processing for the CCD/CMOS Raw Data input mode (SYN_MODE.INPMODE = 0 && REC656IF.REC656ON = 0) in more detail. In this mode, raw sensor data, typically one color per pixel in a color filter array (or CFA) at 8 to 6 bits in dynamic range is input (usually between 10-14 bits). The color filter array applied is typically a Bayer pattern as show in Figure 10 for RGB color space.

Figure 10. CCD Controller Color Patterns



Bayer format with R/Gr and Gb/B in alternate lines –Horizontal distance between same colors is 2.




4.3.1.1 CCD Controller Input Sampling and Formatting – Raw Data Mode

The CCD controller input sampling is shown in Figure 11. The bold data path (A₂ output) is the raw data path through the CCD controller; the upper data path is only applicable to YUV input modes.

- · Data is latched by the pixel clock
- Pixel clock polarity can be either rising or falling edge. This is set in the System module via the register.field: VPSS_CLKCTL.PCLKINV
- Data can be interpreted as either normal or inverted (SYN_MODE.DATAPOL)
- Data is right-shifted to align the data in the least significant bits of the data bus and provide the
 maximum dynamic range for the remainder of the processing (SYN_MODE.DATSIZ). This also sets
 the maximum data size allowed in subsequent clipping/limiting operations and is the output data
 alignment if data is written to DDR2.

Figure 11. CCD Controller Input Sampling Block Diagram – Raw Data Mode






4.3.1.2 CCD Controller Initial Processing – Raw Data Mode

The initial CCD controller processing is shown in Figure 12 and includes the following functions:

- Optical Black Clamping
- Black Level Compensation

Figure 12. CCD Controller Initial Processing Block Diagram - Raw Data Mode





4.3.1.2.1 Optical Black Clamp

Sensor manufacturers typically provide some optically masked pixels at the beginning/end of each line to allow you to determine the noise floor on any given frame of data. The Optical Black Clamping function provides a means to average the optically black pixels and subtract that value from each input pixel as a first step in reducing the noise on the input pixels.

The averaging circuit takes an average of masked (black) pixel values from the image sensor, averaging pixels at the start (CLAMP.OBST) of each line (CLAMP.OBSLEN) and for the number of indicated lines (CLAMP.OBSLN) plus an optional gain adjustment (CLAMP.OBGAIN) and this value is subtracted from the image data at the succeeding line. You can control the position of the black pixels, the number of pixels (1, 2, 4, 8, or 16) in each line averaged, and the number of lines (1, 2, 4, 8, or 16) averaged.

Alternately, you can disable black clamp averaging (CLAMP.CLAMPEN) and select a constant black value for subtraction (DCSUB.DCSUB), instead of using the calculated average value.




Figure 13. CCD Controller Optical Black Averaging and Application

4.3.1.2.2 Black Level Compensation


After the Digital Clamp is applied to the data, black level compensation is applied. In this operation, a fixed value can be subtracted from the data depending on the color; that is, R, Gr, Gb, and B. The offset (BLKCMP register fields: R, GR, GB, and B) applied to each data sample is selected according to the pixel position and the color (0/1/2/3) specified for each pixel position (COLPTN).



4.3.1.3 Video Port Interface and Data Formatter – Raw Data Mode

This portion of the CCD controller processing (Figure 14) should be bypassed in raw data mode (FMTCFG.VPEN = 0 && SYN MODE.VP2SDR = 0).

Figure 14. CCD Controller Video Port Interface and Data Formatter Block Diagram – Raw Data Mode



4.3.1.4 CCD Controller Output Formatter – Raw Data Mode

The final stage of the CCD controller processing is the output formatter, as shown in Figure 15. Again, a framing selection is applied to limit the processing area by the settings in the HORZ_INFO, VERT_START, and VERT_LINES registers.

Note that this is in addition to the framing applied at the beginning and at the end of the Data Formatter operation, if the video port path to the DDR2 is selected (SYN_MODE.VP2SDR). Be careful to make these settings relative to that frame.

Note also that the option to send the CCD controller output to the resizer module (SYN_MODE.SDR2RSZ) should not be used when in Raw Data mode because the resizer only operates on YUV422 format data. When resizing is desired in Raw Data mode, use the preview engine YUV422 output.

CULLING_CULHEVN SYN_MODE.SDR2RSZ CULLING CULHODD CULLING_CULV To RESZ Pixel selection HORZ_INFO.SPH HORZ INFO.NPH С SYN_MODE.WEN VERT_START.SLV0 Culling VERT_START.SLV1 Line To DDR2 VERT_LINES.NLV output A-law 16->10 SYN_MODE.LPF ALAW.CCDTBL 10-bit selector HSIZE OFF.LNOFST ALAW.GWID SDOFST (all)

Figure 15. CCD Controller Output Formatter Block Diagram - Raw Data Mode

4.3.1.4.1 Low-Pass Filter

An optional low-pass filter can be applied (SYN_MODE.LPF) after the reframing. The low-pass filter consists of a simple 3-tap ($\frac{1}{4}$, $\frac{1}{4}$, $\frac{1}{4}$) filter. Two pixels on the left and two pixels on the right of each line are cropped, if the filter is enabled. Use of the low-pass filter is intended for bandwidth reduction, if culling is enabled.



4.3.1.4.2 Culling

An optional culling operation can be enabled, which culls (deletes) selected pixel data from a line (CULLING.CULHEVN, CULLING.CULHODD, 8-bit repeating mask, one per field) and selected lines from a frame (CULLING.CULV).

Figure 16 is an example showing how the register values apply the decimation pattern to the data. The pixels in white are saved to DDR2 and the shaded pixels are discarded. In the case, CULLING = 59C4 0066h:

- CULHEVN = 59h
- CULHODD = C4h
- CULV = 66h

Figure 16. Example for Decimation Pattern

	MSB							LSB	
CULHEVN	0	1	0	1	1	0	0	1	
CULHODD	1	1	0	0	0	1	0	0	
1st line									0
2nd line									1
3rd line									1
4th line									0
5th line									0
6th line									1
7th line									1
8th line									0
									CULV

0 = Cull, 1 = Retain



4.3.1.4.3 A-Law Transformation

An optional 10-to-8-bit A-Law transformation using a fixed A-Law table can be applied (ALAW.CCDTBL) as the final processing stage. Using this causes the data width to be reduced to 8-bits and allows packing to 8-bits/pixel when saving to DDR2. Since the data resolution can be greater than 10-bits at this stage, the 10-bits for input to the A-Law operation must be selected (ALAW.GWID).

Note that other VPFE modules have an inverse A-Law table option so they can reverse this nonlinear operation if this saved data is to be read back in for further processing.






Table 16. A-Law Table - Part 1

To 1	Input	A-Law	Input	A-Law	Input	A-Law		Input	A-Law								
2	0	0	64	64	128			192	140	256	161	320	176	384	189	448	200
3	_																200
4																	200
5																	
Fig.				-													200
T																	201
9																	201
11																	201
11																	201
12																	201
13																	
14	-																202
15																	202
17	15	15	79	78	143	120		207	146	271	164	335	179	399	191	463	202
18																	202
19																	202
20	-																202
21	-			_													
22 22 86 84 150 123 214 148 276 166 342 181 406 193 470 20 23 23 87 85 151 124 216 148 279 167 344 181 407 193 471 22 24 24 88 86 152 124 216 149 280 167 344 181 408 193 472 20 26 26 90 88 155 125 219 150 283 168 347 182 411 194 476 20 27 27 91 88 155 125 219 150 283 168 347 182 411 194 476 20 28 92 99 39 90 157 126 221 150 288 168 349 182 411 </td <td></td> <td>203</td>																	203
23 23 87 85 151 124 215 148 279 167 343 181 407 193 471 20 24 24 88 86 152 124 216 149 280 167 344 181 408 193 472 20 26 26 90 88 154 125 218 149 282 167 346 182 410 193 473 20 27 27 91 88 155 125 219 150 283 168 347 182 411 194 476 22 29 29 93 90 157 126 220 150 284 168 349 182 411 194 476 22 30 30 94 91 158 127 222 151 286 168 349 182 413 194<				-													203
25 25 89 87 153 125 217 149 281 167 345 181 409 193 473 20 26 26 29 90 88 155 125 219 150 283 168 347 182 411 194 475 22 28 28 92 89 156 126 220 150 284 168 348 182 411 194 476 22 29 93 39 90 157 126 221 150 285 168 348 182 412 194 477 22 30 30 94 91 158 127 222 151 286 168 330 182 414 194 479 20 31 31 95 91 159 127 223 151 288 351 183 416 194 </td <td></td> <td>203</td>																	203
26 26 90 88 154 125 218 149 282 167 346 182 410 193 474 22 27 27 91 88 155 125 219 150 283 168 347 182 411 194 475 20 28 28 92 89 156 126 220 150 284 168 348 182 412 194 476 22 30 30 94 91 158 127 222 151 286 168 349 182 441 194 477 22 31 31 95 91 159 127 223 151 287 168 351 183 415 194 479 20 32 32 96 92 160 128 224 151 288 169 353 183 417 195<																	203
27 27 91 88 155 125 219 150 283 168 347 182 411 194 475 22 29 29 93 90 157 126 221 150 285 168 349 182 413 194 477 22 30 30 94 91 158 127 222 151 286 168 350 182 414 194 478 22 31 31 95 91 159 127 223 151 286 168 350 182 414 194 478 22 32 29 96 92 160 128 224 151 288 169 352 183 416 194 480 22 33 33 97 93 161 128 225 152 289 169 353 183 418 418<																	203
28 28 92 89 156 126 220 150 284 168 348 182 412 194 476 20 29 29 93 90 157 126 221 150 285 168 349 182 411 194 477 20 30 30 94 91 158 127 222 151 286 168 350 182 414 194 477 20 31 31 95 91 159 127 223 151 287 168 351 183 416 194 479 20 32 296 92 160 128 224 151 288 169 353 183 417 195 481 20 34 34 98 93 162 129 226 152 290 169 354 183 419 195 48																	204
Page																	204
30 30 30 94 91 158 127 222 151 286 168 350 182 414 194 478 20 31 31 31 95 91 159 127 223 151 287 168 351 183 415 194 479 20 32 32 96 92 160 128 224 151 288 169 352 183 416 194 480 20 33 33 37 93 161 128 225 152 289 169 353 183 417 195 481 20 34 34 34 98 93 162 129 226 152 290 169 355 183 419 195 483 20 35 35 99 94 163 129 227 152 291 169 355 183 419 195 483 20 36 36 100 95 164 129 228 152 292 170 356 184 420 195 484 20 37 37 101 96 165 130 229 153 293 170 357 184 421 195 486 20 38 38 102 96 166 130 230 153 294 170 358 184 422 195 486 20 39 39 103 97 167 131 231 153 295 170 359 184 422 195 486 20 41 41 105 98 169 132 233 154 297 171 361 185 425 196 488 20 41 41 105 98 169 132 233 154 297 171 361 185 425 196 488 20 42 42 42 106 99 170 132 234 154 297 171 361 185 425 196 499 20 44 44 108 100 172 133 236 155 299 171 362 185 426 196 490 20 44 44 108 100 172 133 236 155 300 172 366 185 427 196 491 20 447 47 111 102 175 134 238 155 301 172 366 185 430 197 494 20 47 47 111 102 175 134 238 155 301 172 366 185 430 197 499 20 449 49 113 103 176 134 238 155 301 172 366 185 430 197 499 20 449 49 113 103 176 134 238 155 301 172 366 185 430 197 499 20 449 49 113 103 176 134 238 155 301 172 366 185 430 197 499 20 449 49 113 103 176 134 238 155 301 172 366 185 430 197 499 20 449 49 113 103 176 134 238 155 301 172 366 185 433 197 49																	204
31 31 95 91 159 127 223 151 287 168 351 183 415 194 479 20 32 32 36 92 160 128 224 151 288 169 352 183 416 194 480 22 34 34 98 93 162 129 226 152 290 169 353 183 418 195 482 20 35 35 99 94 163 129 227 152 290 169 355 183 419 195 482 20 36 36 100 95 164 129 228 152 292 170 356 184 420 195 484 20 37 37 101 96 166 130 230 153 293 170 358 184 421 19				-													204
33 33 97 93 161 128 225 152 289 169 353 183 417 195 481 20 34 34 98 93 162 129 226 152 290 169 354 183 419 195 482 20 35 35 99 94 163 129 228 152 291 169 355 183 419 195 484 20 36 36 100 95 164 129 228 152 292 170 356 184 420 195 484 20 37 37 101 96 166 130 230 153 293 170 357 184 421 195 486 20 38 38 192 96 166 130 230 153 294 170 358 184 422 1			95	-													204
34 34 98 93 162 129 226 152 290 169 354 183 418 195 482 20 35 35 99 94 163 129 227 152 291 169 355 183 419 195 483 20 36 36 100 95 164 129 228 152 292 170 356 184 420 195 484 20 37 37 101 96 165 130 229 153 293 170 357 184 421 195 486 20 38 38 102 96 166 130 230 153 294 170 358 184 422 195 486 20 39 39 190 170 131 231 153 295 171 360 184 422 196 <td< td=""><td></td><td></td><td>96</td><td></td><td>160</td><td></td><td></td><td>224</td><td></td><td>288</td><td>169</td><td>352</td><td>183</td><td></td><td></td><td></td><td>204</td></td<>			96		160			224		288	169	352	183				204
35 35 99 94 163 129 227 152 291 169 355 183 419 195 483 205 206 36 36 36 100 95 164 129 228 152 292 170 356 184 420 195 484 205 207																	205
36 36 100 95 164 129 228 152 292 170 356 184 420 195 484 20 37 37 101 96 165 130 229 153 293 170 357 184 421 195 485 20 38 38 102 96 166 130 230 153 294 170 358 184 422 195 486 20 39 39 103 97 167 131 231 153 295 170 359 184 422 196 487 20 40 40 104 98 168 131 232 154 296 171 360 184 424 496 488 20 41 41 41 105 98 169 132 233 154 297 171 361 185 <td< td=""><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>205</td></td<>																	205
37 37 101 96 165 130 229 153 293 170 357 184 421 195 485 20 20 38 38 102 96 166 130 230 153 294 170 358 184 422 195 486 20 20 20 20 20 20 20 2																	
38 38 102 96 166 130 230 153 294 170 358 184 422 195 486 20																	205
39 39 103 97 167 131 231 153 295 170 359 184 423 196 487 20 40 40 104 98 168 131 232 154 296 171 360 184 424 196 488 20 41 41 105 98 169 132 233 154 297 171 361 185 425 196 489 20 42 42 106 99 170 132 234 154 298 171 362 185 426 196 490 20 43 43 107 100 171 132 235 155 299 171 363 185 427 196 491 20 44 44 44 108 100 172 133 236 155 300 172 364 185 <																	205
41 41 105 98 169 132 233 154 297 171 361 185 425 196 489 20 42 42 106 99 170 132 234 154 298 171 362 185 426 196 490 20 43 43 107 100 171 132 235 155 299 171 363 185 427 196 491 20 44 44 108 100 172 133 236 155 300 172 364 185 428 196 492 20 45 45 109 101 173 133 237 155 301 172 366 185 429 197 493 20 46 46 110 102 174 134 238 155 302 172 366 185 430	-																205
42 42 106 99 170 132 234 154 298 171 362 185 426 196 490 20 43 43 107 100 171 132 235 155 299 171 363 185 427 196 491 20 44 44 108 100 172 133 236 155 300 172 364 185 428 196 492 20 45 45 109 101 173 133 237 155 301 172 365 185 429 197 493 20 46 46 110 102 174 134 238 155 302 172 366 185 430 197 494 20 47 47 111 102 175 134 239 156 303 172 367 186 431																	206
43 43 107 100 171 132 235 155 299 171 363 185 427 196 491 20 44 44 108 100 172 133 236 155 300 172 364 185 428 196 492 20 45 45 109 101 173 133 237 155 301 172 365 185 429 197 493 20 46 46 110 102 174 134 238 155 302 172 366 185 429 197 493 20 47 47 111 102 175 134 239 156 303 172 366 185 430 197 494 20 48 48 112 103 176 134 240 156 304 173 368 186 433																	206
44 44 108 100 172 133 236 155 300 172 364 185 428 196 492 20 45 45 109 101 173 133 237 155 301 172 365 185 429 197 493 20 46 46 46 110 102 174 134 238 155 302 172 366 185 430 197 494 20 47 47 111 102 175 134 239 156 303 172 367 186 431 197 495 20 48 48 112 103 176 134 240 156 304 173 368 186 432 197 496 20 49 49 113 103 177 135 241 156 305 173 369 186				-													206
45 45 109 101 173 133 237 155 301 172 365 185 429 197 493 20 46 46 110 102 174 134 238 155 302 172 366 185 430 197 494 20 47 47 111 102 175 134 239 156 303 172 367 186 431 197 495 20 48 48 112 103 176 134 240 156 304 173 368 186 432 197 496 20 49 49 113 103 177 135 241 156 305 173 369 186 433 197 497 20 50 50 114 104 178 135 242 157 306 173 370 186 434	-						_					 					206 206
46 46 110 102 174 134 238 155 302 172 366 185 430 197 494 20 47 47 111 102 175 134 239 156 303 172 367 186 431 197 495 20 48 48 112 103 176 134 240 156 304 173 368 186 432 197 496 20 49 49 113 103 177 135 241 156 305 173 369 186 433 197 497 20 50 50 114 104 178 135 242 157 306 173 370 186 434 197 498 20 51 51 115 105 179 136 243 157 307 173 371 186 434																	206
47 47 111 102 175 134 239 156 303 172 367 186 431 197 495 20 48 48 112 103 176 134 240 156 304 173 368 186 432 197 496 20 49 49 113 103 177 135 241 156 305 173 369 186 433 197 497 20 50 50 114 104 178 135 242 157 306 173 370 186 434 197 498 20 51 51 115 105 179 136 243 157 307 173 371 186 434 197 498 20 52 52 116 105 180 136 244 157 308 173 372 187 436	-																206
49 49 113 103 177 135 241 156 305 173 369 186 433 197 497 20 50 50 114 104 178 135 242 157 306 173 370 186 434 197 498 20 51 51 115 105 179 136 243 157 307 173 371 186 434 197 498 20 52 52 116 105 180 136 244 157 308 173 372 187 436 198 500 20 53 53 117 106 181 136 245 157 309 174 373 187 436 198 500 20 54 54 118 106 182 137 246 158 310 174 374 187 438																	207
50 50 114 104 178 135 242 157 306 173 370 186 434 197 498 20 51 51 115 105 179 136 243 157 307 173 371 186 434 197 498 20 52 52 116 105 180 136 244 157 308 173 372 187 436 198 500 20 53 53 117 106 181 136 245 157 309 174 373 187 437 198 501 20 54 54 118 106 182 137 246 158 310 174 374 187 438 198 502 20 55 55 119 107 183 137 246 158 311 174 375 187 439	-			-													207
51 51 115 105 179 136 243 157 307 173 371 186 435 198 499 20 52 52 116 105 180 136 244 157 308 173 372 187 436 198 500 20 53 53 117 106 181 136 245 157 309 174 373 187 437 198 501 20 54 54 118 106 182 137 246 158 310 174 374 187 438 198 502 20 55 55 119 107 183 137 247 158 311 174 375 187 439 198 503 20 56 56 120 108 184 137 248 158 312 174 376 187 440	-																207
52 52 116 105 180 136 244 157 308 173 372 187 436 198 500 20 53 53 117 106 181 136 245 157 309 174 373 187 437 198 501 20 54 54 118 106 182 137 246 158 310 174 374 187 438 198 502 20 55 55 119 107 183 137 247 158 311 174 375 187 439 198 503 20 56 56 120 108 184 137 248 158 312 174 376 187 440 198 504 20 57 57 121 108 185 138 249 159 313 175 377 188 441		$\overline{}$															207
53 53 117 106 181 136 245 157 309 174 373 187 437 198 501 20 54 54 118 106 182 137 246 158 310 174 374 187 438 198 502 20 55 55 119 107 183 137 247 158 311 174 375 187 439 198 503 20 56 56 120 108 184 137 248 158 312 174 376 187 440 198 504 20 57 57 121 108 185 138 249 159 313 175 377 188 441 198 505 20 58 58 122 109 186 138 250 159 314 175 379 188 442	_																207
54 54 118 106 182 137 246 158 310 174 374 187 438 198 502 20 55 55 119 107 183 137 247 158 311 174 375 187 439 198 503 20 56 56 120 108 184 137 248 158 312 174 376 187 440 198 504 20 57 57 121 108 185 138 249 159 313 175 377 188 441 198 505 20 58 58 122 109 186 138 250 159 314 175 378 188 442 199 506 20 59 59 123 109 187 139 251 159 315 175 379 188 443																	207
55 55 119 107 183 137 247 158 311 174 375 187 439 198 503 20 56 56 120 108 184 137 248 158 312 174 376 187 440 198 504 20 57 57 121 108 185 138 249 159 313 175 377 188 441 198 505 20 58 58 122 109 186 138 250 159 314 175 378 188 442 199 506 20 59 59 123 109 187 139 251 159 315 175 379 188 443 199 507 20																	208
57 57 121 108 185 138 249 159 313 175 377 188 441 198 505 20 58 58 122 109 186 138 250 159 314 175 378 188 442 199 506 20 59 59 123 109 187 139 251 159 315 175 379 188 443 199 507 20	55	55						247				375		439		503	208
58 58 122 109 186 138 250 159 314 175 378 188 442 199 506 20 59 59 123 109 187 139 251 159 315 175 379 188 443 199 507 20																	208
59 59 123 109 187 139 251 159 315 175 379 188 443 199 507 20																	208
							_										208
60	$\overline{}$																208
																	208
																	209
	63	63	127		191	140		255	160	319	176	383	189	447	199	511	209



Table 17. A-Law Table - Part 2

Input	A-Law	Input	A-Law												
512	209	576	217	640	224	704	231	768	237	832	243	896	248	960	253
513	209	577	217	641	225	705	231	769	237	833	243	897	248	961	253
514	209	578	217	642	225	706	231	770	237	834	243	898	248	962	253
515	209	579	217	643	225	707	231	771	237	835	243	899	248	963	253
516 517	209 210	580 581	218 218	644 645	225 225	708 709	232 232	772 773	238 238	836 837	243 243	900	248 248	964 965	253 253
518	210	582	218	646	225	710	232	774	238	838	243	902	248	966	253
519	210	583	218	647	225	711	232	775	238	839	243	903	249	967	253
520	210	584	218	648	225	712	232	776	238	840	243	904	249	968	253
521	210	585	218	649	225	713	232	777	238	841	244	905	249	969	253
522	210	586	218	650	226	714	232	778	238	842	244	906	249	970	254
523	210	587	218	651	226	715	232	779	238	843	244	907	249	971	254
524 525	211 211	588 589	219 219	652 653	226 226	716 717	232 232	780 781	238 238	844 845	244 244	908	249 249	972 973	254 254
526	211	590	219	654	226	718	233	782	238	846	244	910	249	974	254
527	211	591	219	655	226	719	233	783	239	847	244	911	249	975	254
528	211	592	219	656	226	720	233	784	239	848	244	912	249	976	254
529	211	593	219	657	226	721	233	785	239	849	244	913	249	977	254
530	211	594	219	658	226	722	233	786	239	850	244	914	249	978	254
531	211	595	219	659	227	723	233	787	239	851	244	915	249	979	254
532 533	212 212	596 597	220 220	660 661	227 227	724 725	233 233	788 789	239 239	852 853	244 245	916 917	250 250	980 981	254 254
534	212	598	220	662	227	726	233	790	239	854	245	917	250	982	254
535	212	599	220	663	227	727	233	791	239	855	245	919	250	983	254
536	212	600	220	664	227	728	233	792	239	856	245	920	250	984	255
537	212	601	220	665	227	729	234	793	239	857	245	921	250	985	255
538	212	602	220	666	227	730	234	794	240	858	245	922	250	986	255
539	212	603	220	667	227	731	234	795	240	859	245	923	250	987	255
540 541	213 213	604 605	220 221	668 669	227 228	732 733	234 234	796 797	240 240	860 861	245 245	924 925	250 250	988 989	255 255
541	213	606	221	670	228	734	234	798	240	862	245	925	250	990	255
543	213	607	221	671	228	735	234	799	240	863	245	927	250	991	255
544	213	608	221	672	228	736	234	800	240	864	245	928	250	992	255
545	213	609	221	673	228	737	234	801	240	865	246	929	250	993	255
546	213	610	221	674	228	738	234	802	240	866	246	930	251	994	255
547	214	611	221	675	228	739	235	803	240	867	246	931	251	995	255
548 549	214 214	612	221 221	676 677	228	740 741	235 235	804 805	240 240	868	246 246	932 933	251 251	996 997	255
550	214	613 614	222	678	228 229	741	235	806	241	869 870	246	934	251	998	255 255
551	214	615	222	679	229	743	235	807	241	871	246	935	251	999	255
552	214	616	222	680	229	744	235	808	241	872	246	936	251	1000	255
553	214	617	222	681	229	745	235	809	241	873	246	937	251	1001	255
554	214	618	222	682	229	746	235	810	241	874	246	938	251	1002	255
555	215	619	222	683	229	747	235	811	241	875	246	939	251	1003	255
556 557	215 215	620 621	222 222	684 685	229 229	748 749	235 235	812 813	241 241	876 877	246 246	940 941	251 251	1004 1005	255 255
558	215	622	222	686	229	750	236	814	241	878	247	941	251	1005	255
559	215	623	223	687	229	751	236	815	241	879	247	943	252	1007	255
560	215	624	223	688	230	752	236	816	241	880	247	944	252	1008	255
561	215	625	223	689	230	753	236	817	242	881	247	945	252	1009	255
562	215	626	223	690	230	754	236	818	242	882	247	946	252	1010	255
563	216	627	223	691	230	755	236	819	242	883	247	947	252	1011	255
564 565	216 216	628 629	223 223	692 693	230 230	756 757	236 236	820 821	242 242	884 885	247 247	948 949	252 252	1012 1013	255 255
566	216	630	223	694	230	758	236	822	242	886	247	950	252	1013	255
567	216	631	223	695	230	759	236	823	242	887	247	951	252	1015	255
568	216	632	224	696	230	760	236	824	242	888	247	952	252	1016	255
569	216	633	224	697	230	761	237	825	242	889	247	953	252	1017	255
570	216	634	224	698	231	762	237	826	242	890	247	954	252	1018	255
571	217	635	224	699	231	763	237	827	242	891	248	955	252	1019	255
572	217	636	224	700	231	764	237	828	242	892	248	956	252	1020	255
573 574	217 217	637 638	224 224	701 702	231 231	765 766	237 237	829 830	243 243	893 894	248 248	957 958	253 253	1021 1022	255 255
575	217	639	224	703	231	767	237	831	243	895	248	959	253	1023	255
070		555		 , 50	201		201	551	_ +0	 	_ 10	- 555		 1020	




4.3.1.4.4 Line Output Control

The CCD controller's final stage is the Line Output Control, which controls how the input sensor lines are written to DDR2. The value SDR_ADDR.ADR defines the starting address where the frame should be written in DDR2. The value HSIZE_OFF.LNOFST defines the distance between the beginning of output lines, in bytes. Both the starting address and line offset values must be aligned to a 32-byte boundaries; that is, either 16 or 32 pixels, depending on the SYN_MODE.PACK8 setting. The SDOFST register can be used to define additional offsets depending on the Field ID and even/odd line numbers. This provides a means to de-interlace an interlaced, 2-field input and also to invert an input image vertically. See Figure 18 and Figure 19 for examples.

- SDOFST.FIINV invert interpretation of the Field ID signal
- SDOFST.LOFTS0 offset, in lines, between even lines on even fields (field 0)
- SDOFST.LOFTS1 offset, in lines, between odd lines on even fields (field 0)
- SDOFST.LOFTS2 offset, in lines, between even lines on odd fields (field 1)
- SDOFST.LOFTS3 offset, in lines, between odd lines on odd fields (field 1)

Figure 18. Frame Image Format Conversion (de-interlaced, 2-field input)



^{*1 -} SDOFST.FOFST = 00b; +1 line for FID=1 line

^{*2 -} SDOFST.LOFTS0=001b; +2 lines SDOFST.LOFTS1=001b; +2 lines SDOFST.LOFTS2=001b; +2 lines SDOFST.LOFTS3=001b; +2 lines



Figure 19. Example Formats of Input and Output Image

	Input image	Output image	
Even	LINE1		LINE1
Odd	LINE2		LINE2
Even	LINE3		LINE3
Odd	LINE4		LINE4
		, v	
	:		:
	•		•

SDOFST.FIINV = 0 SDOFST.FOFST = 00b SDOFST.LOFTS0 = 001b SDOFST.LOFTS1 = 001b SDOFST.LOFTS2 = 001b SDOFST.LOFTS3 = 001b ;Non inverse

;+1 line when field ID is 1

;+2 lines, even line and field ID = 0 ;+2 lines, odd line and field ID = 0 ;+2 lines, even line and field ID = 1

;+2 lines, odd line and field ID = 1

Even LINE1 Odd LINE2 Even LINE3 Odd LINE4 720 pixel/line LINE480



Output image								
LINE480								
•								
LINE4								
LINE3								
LINE2								
LINE1								

SDOFST.FIINV = 1 SDOFST.FOFST = 00b SDOFST.LOFTS0 = 101b SDOFST.LOFTS1 = 101b SDOFST.LOFTS2 = 101b SDOFST.LOFTS3= 101b ;Inverse

;-1 line when field ID is 1

;-2 lines, even line and field ID = 0

;–2 lines, odd line and field ID = 0

;–2 lines, even line and field ID = 1 ;–2 lines, odd line and field ID = 1



4.3.1.4.5 Output Format

The data bits comprising each pixel are stored in the lower bits of a 16-bit DDR2 word and the unused bits are zero-filled. The DDR2 data format is shown in Figure 20, with the format used determined by the SYN_MODE.DATSIZ setting for all but the packed format. If 8-bit data is input, or if the A-Law compression is applied, the data can be packed via the SYN_MODE.PACK8 setting so that a pixel will only occupy 8-bits.

Note that data is only output to DDR2 when enabled via the SYN_MODE.WEN setting.

Upper Word Lower Word MSB (31) LSB (16) MSB (15) LSB (0) 16 bit Pixel1 Pixel0 15 bit 0 Pixel1 Pixel0 Pixel1 0 Pixel0 0 14 bit 0 Pixel1 0 13 bit Pixel0 0 0 12 bit Pixel1 Pixel0 0 Pixel1 0 Pixel0 11 bit 0 Pixel1 0 Pixel0 10 bit 0 Pixel1 0 Pixel0 9 bit 8 bit 0 Pixel1 0 Pixel0 8-bit pack Pixel3 Pixel2 Pixel1 Pixel0

Figure 20. DDR2 Output Format

4.3.2 CCD Controller Processing – YUV Modes

The previous section described the data processing for raw data modes from CCD/CMOS sensors. When interfacing to YUV data sources, most of the CCD processing stages should be explicitly bypassed. The high-level CCD controller block diagram is shown in Figure 21, with the expected YUV data flow.




Figure 21. CCD Controller Processing Block Diagram - YUV Modes



The following sections describes the CCD controller processing for the YUV input modes (SYN_MODE.INPMODE = 1 or 2 || REC656IF.REC656ON = 1) in more detail. In this mode, YUV422 input data typically at 8-bits per luma/chroma sample is input.

Processing in REC656 mode is identical to that of the other YUV modes. There is an additional processing block, not shown, that extracts the sync information from the data signal and generates the HD/VD/Field signals for downstream processing.

4.3.2.1 CCD Controller Input Sampling and Formatting – YUV Modes

The CCD controller input sampling is shown in Figure 22. The bold data path (A₁ output) is the YUV data path through the CCD controller; the lower data path is only applicable to the Raw Data input mode.

- Data is latched by the pixel clock
- Pixel clock polarity can be either rising or falling edge. This is set in the System module via the register.field: VPSS_CLKCTL.PCLKINV.
- Data can be interpreted as either normal or inverted (SYN_MODE.DATAPOL).
- There is an option to swap the upper and lower portion of the 16-bit YUV data bus (CCDCFG.YCINSWP). This will swap the luma and chroma samples in 16-bit YUV mode. This will determine which half of the bus is used as the input source in 8-bit mode and can be used in 8-bit YUV mode to support two separate YUV input ports.
- The MSB of the chroma signal can also be inverted (CCDCFG.MSBINVI).




Figure 22. CCD Controller Input Sampling Block Diagram – YUV Modes




4.3.2.2 CCD Controller Initial Processing – YUV Modes

The initial CCD controller processing for the YUV data path is shown in Figure 23 and includes the following functions:

- Optical Black Clamping
- Black Level Compensation

Figure 23. CCD Controller Initial Processing Block Diagram – YUV Modes



4.3.2.2.1 Optical Black Clamp

Note: This function does not clip negative results to 0 for YUV 8-bit input mode (SYN_MODE.INPMOD = 2h) or REC656 input mode (REC656IF.REC656ON = 1).

For YUV data, this operation subtracts a fixed value (DCSUB.DCSUB) from the luma sample. To disable this operation, clear the subtraction value to 0.

4.3.2.2.2 Black Level Compensation

Black level compensation is applicable only to raw data mode and should be disabled in YUV modes by clearing the black compensation register values (BLKCMP register fields: R, GR, GB, and B) to 0.



4.3.2.3 Video Port Interface and Data Formatter – YUV Modes

This portion of the CCD controller processing (Figure 24) should be bypassed in YUV modes (FMTCFG.VPEN = 0 && SYN MODE.VP2SDR = 0).

Figure 24. CCD Controller Video Port Interface and Data Formatter Block Diagram - YUV Modes




4.3.2.4 CCD Controller Output Formatter – YUV Modes

The final stage of the CCD controller processing is the output formatter, as shown in Figure 25. A framing selection is applied to limit the processing area by the settings in the HORZ_INFO, VERT_START, and VERT_LINES registers.

There is also an option to send the CCD controller YUV output to the resizer module (SYN_MODE.SDR2RSZ).

Figure 25. CCD Controller Output Formatter Block Diagram - YUV Modes



4.3.2.4.1 Low-Pass Filter

The low-pass filter should be disabled (SYN_MODE.LPF = 0).

4.3.2.4.2 Culling

It is theoretically possible to use culling in YUV mode, but care must be taken to preserve the 422 output format.

4.3.2.4.3 A-Law Transformation

The A-Law transformation should not be used in YUV modes (ALAW.CCDTBL = 0).

4.3.2.4.4 Line Output Control

The CCD controller's final stage of Line Output Control can be used for YUV modes. See the description in Section 4.3.1.4.4 covering raw data processing.



4.3.2.4.5 Output Format

In 16-bit input mode, data is stored in SDRAM in packed YUV422 mode, with two pixels per 32-bits, as shown in Table 18. If 8-bit data is input, the data can be packed via the SYN_MODE.PACK8 setting so that each Y or C input will only occupy 8 bits. If SYN_MODE.PACK8 is not enabled in 8-bit or 10-bit input, then each Y or C will occupy the LSBs of each 16-bit word in SDRAM.

Table 18. DDR Output Format for YUV422 Mode

SDRAM Data Format

SDRAM Address	
N	
N + 1	
N + 2	

Uppe	r word	Lowe	r word
MSB (31)	LSB (16)	MSB (15)	LSB (0)
Y1	Cr0	Y0	Cb0
Y3	Cr2	Y2	Cb2
Y5	Cr4	Y4	Cb4

4.3.3 Preview Engine/Image Signal Processor

Note: This feature is not currently supported by TI.

The preview engine accepts raw image/video data in a Bayer pattern only pattern and transforms it into YUV data in the 422 format. The preview engine is not used for YUV modes.

A number of image processing steps are necessary to achieve raw color to YUV422 color space conversion. The output of the preview engine is typically used for both video compression and display (via analog or digital interface). The preview engine is capable of processing up to 75 Mpixels/second. The processing flow of the preview engine is shown in Figure 26. In Figure 26, optional blocks (processing that can be enabled/disabled) are distinguished by dashed, clear boxes; mandatory blocks (always enabled and must be programmed) are shown as solid, shaded boxes.

4.3.3.1 Input Interface

The preview engine receives raw image/video data from either the video port interface via the CCD/CMOS controller module (which is interfaced to an external CCD/CMOS sensor) or from the read buffer interface via the SDRAM/DDRAM. The input data is 10-bits wide, if the source is from the CCD controller. When the input source is the read buffer interface, the data can either be 8-bit or 10-bits. The 8-bit data can either be linear or non-linear, as explained in Section 4.3.3.4. In addition, the preview engine can optionally fetch a dark frame from the SDRAM/DDRAM with each pixel being 8-bits wide (see Section 4.3.3.3 and Section 4.3.3.5 for more details).

When the input source is the SDRAM/DDRAM, the preview engine always operates in the one-shot mode. After enabling the preview engine and processing a frame, the preview engine is turned off and it is up to firmware to re-enable the preview engine to process the next frame from SDRAM/DDRAM. Optionally, when the input source is the CCD controller, the preview engine can be configured to operate in either one-shot mode or continuous mode.

4.3.3.2 Input Formatter/Averager

The preview engine output is limited to 1280 pixels per horizontal line due to line memory width restrictions in the noise filter and CFA interpolation blocks. In order to support sensors that output greater than 1280 pixels per line, an averager is incorporated to downsample by factors of 1 (no averaging), 2, 4, or 8 in the horizontal direction. The horizontal distance between two consecutive pixels of the same color to be averaged is selectable between 1, 2, 3, or 4 for both even and odd lines.






Figure 26. Preview Engine Processing Flow Block Diagram

4.3.3.3 Dark Frame Write

The preview engine is capable of capturing and saving a dark frame to the SDRAM/DDRAM instead of performing the conventional processing steps. This dark frame can later be subtracted from the raw image data, as described in Section 4.3.3.5, to eliminate the repeatable baseline noise level in the frame. Each input pixel is written out as an 8-bit value; if the input pixel value is greater than 255, it is saturated to 255.

4.3.3.4 Inverse A-law

In order to save SDR/DDR capacity and bandwidth, the CCD/CMOS controller includes an option to apply 10-bit to 8-bit A-Law compression and to pack the sensor data to 1-byte per pixel. In order to process this data properly, the inverse A-law block is provided to decompress the 8-bit non-linear data back to 10-bit linear data if enabled.



4.3.3.5 Darkframe Subtract or Shading Compensation

The preview engine is capable of optionally fetching a dark frame containing 8-bit values from SDRAM/DDRAM and subtracting it, pixel-by-pixel, from the incoming input frame. This function is used to remove pattern noise in the sensor. The output of the dark frame subtract operation is 10-bits wide.

Instead of performing the dark frame subtract, the preview engine can perform lens shading compensation. In this case, the 8-bit value that is fetched from SDRAM/DDRAM is multiplied with the incoming pixel and the result is right shifted by the number of bits specified, up to 7 bits.

4.3.3.6 Horizontal Median Filter

The preview engine contains a horizontal median filter that can be useful for reducing temperature induced noise effects. The horizontal median filtering operation calculates the absolute difference between the current pixel (I) and pixel (I - X) and between the current pixel (I) and pixel (I + X). If the absolute difference exceeds a specified threshold, and the sign of the differences is the same, then the average of pixel (I - X) and pixel (I + X) replaces pixel (I). The horizontal median filter's threshold is configurable and the horizontal median filter can be enabled or disabled. The horizontal distance (X) between two consecutive pixels can be either 1 or 2 pixels for both even and odd lines. The input and output of the horizontal median filter are 10-bits wide.

If the horizontal median filter is enabled, the preview engine will reduce the length of the output line of this stage by 4 pixels (2 starting pixels – left edge and 2 ending pixels – right edge). There will be no truncation of the input data line, if this block is disabled.

4.3.3.7 Noise Filter

Following the horizontal median filter, a programmable noise filter that operates on a 3×3 grid of same color pixels can be used to reduce the noise in the image/video data. The noise filter can be enabled or disabled. An 8-bit threshold is obtained by indexing the current pixel into a 256-entry table. If the absolute difference of the current pixel and each of its eight neighbors is less than the threshold, that neighboring pixels are used in computing a weighted average.

If the noise filter is enabled, the preview engine will reduce the length of the output line of this stage by 4 pixels (2 starting pixels - left edge and 2 ending pixels - right edge) and 4 lines in each frame (2 starting lines - top edge and 2 ending lines - bottom edge). There will be no truncation of the input data if this block is disabled.

4.3.3.8 White Balance

The white balance module has two gain adjusters, a digital gain adjuster and a white balance adjuster. In the digital gain adjuster, the raw data is multiplied by a fixed-value gain regardless of the color pixel to be processed. In the white balance gain adjuster, the raw data is multiplied by a selected gain corresponding to the color of the processed pixel.

4.3.3.9 CFA Interpolation

The CFA interpolation block is responsible for populating the 2 missing color pixels at a given location resulting in a 3-color RGB pixel. It does this by interpolating data from neighboring pixels of the same color. The CFA function can be enabled or disabled. If CFA interpolation is disabled, then the incoming pixel is copied out on to the three output colors as is.

4.3.3.10 Black Adjustment

The output of the CFA interpolation is three pixels (red, blue, and green values) and this is an input to the black adjustment module. The black adjustment module performs the following calculation for an adjustment of each color level.

data_out = data_in + bl_offset

The *bl_offset* values for each color are programmable. A simple one addition and clip operation are processed in this module.



4.3.3.11 RGB Blending

The RGB2RGB blending module has a general 3×3 square matrix and redefines the RGB data from the CFA interpolation module, which can be used as a function of a color correction. This is programmable so that the color spectrum of the sensor can be adjusted to the human color spectrum. The input is signed 11-bits and the output is unsigned 10-bits.

4.3.3.12 Gamma Correction

Gamma correction can be performed on each of the R, G, and B pixels separately by indexing programmable gamma lookup tables. Each table has 1024 8-bit entries. The input data value is used to index into the table and the table content is the output. The gamma table can be optionally bypassed. In this case, the output of the gamma correction is the 8 MSB's of the 10-bit input.

4.3.3.13 RGB to YCbCr Conversion

The RGB to YCbCr conversion module has a 3×3 square matrix and converts the RGB color space of the image data into the YCbCr color space.

4.3.3.14 Non-Linear Luminance Enhancement and Chrominance Suppression

The non-linear luminance enhancement functions as an edge enhancer (crossed in the horizontal direction). It can be enabled or disabled.

Occasionally, in very bright portions of an image, only one or two of the color channels may be saturated but the remaining channel(s) may not be saturated. This may lead to a false color effect. One common example would be the appearance of a pink color where white should be. Chrominance suppression can be used to correct this issue. The chrominance suppression operation can be enabled or disabled. False color pixels can also be introduced on edges crossed in the horizontal direction by the CFA interpolation function. The luminance value used in the calculation can optionally be configured to be the actual luminance value, or the high-pass filtered version of the luminance value, for finding the edge information in the horizontal direction.

If the non-linear luminance enhancer or the chrominance suppression is enabled, the preview engine will reduce the output of this stage by 2 pixels (1 starting pixel – left edge and 1 ending pixel – right edge) in each line. There will be no truncation of the input data line, if both the non-linear luminance enhancer and chrominance suppression are disabled.

In addition, the luminance component can optionally be adjusted for contrast (scaling/multiplication) and brightness (offset/addition).

4.3.3.15 4:2:2 Down Sampling and Output Clipping

The 4:2:2 conversion module converts the image data to YCbCr-4:2:2 format by averaging every other Cb and Cr component in the horizontal direction. Before outputting the data, the preview engine performs clipping on the YCC components separately. The minimum and maximum threshold values for the Y and C values are programmable.

4.3.3.16 Write Buffer Interface

The output of the preview engine may be passed directly to the resizer and/or written to SDRAM. The output format of the YCC data is programmable.

The final width and height of the output will vary depending on which processing functions are enabled.



4.3.4 Resizer

The resizer module performs either upsampling (digital zoom) or downsampling on image/video data within the range $0.25\times$ to $4\times$. The input source can be set to either the preview engine/CCD controller or SDRAM/DDRAM and the output is sent to the SDRAM/DDRAM. The resizer module performs horizontal resizing then vertical resizing independently. In between there is an optional edge enhancement feature. This processing flow is shown in Figure 27.




Figure 27. Resizer Processing Flow Block Diagram

4.3.4.1 Input and Output Interfaces

The input source can be set to either the preview engine/CCD controller or SDRAM/DDRAM (RSZ CNT.INPSRC). The input width (IN SIZE.HORZ) must be at least 32 pixels.

4.3.4.1.1 Preview Engine/CCD Controller Input Mode

In the preview engine/CCD controller input mode, hardware signaling defines input frames. The horizontal starting byte (IN_START.HORZ_ST) and vertical starting line (IN_START.VERT_ST) defines a starting pixel with respect to the upper-left corner of an input image (signaled via horizontal and vertical syncs). The input width and height in the IN_SIZE register specify the exact input range (relative to the starting pixel) needed to generate an output frame of specified width/height. Care must be taken to ensure that the input sizes specified by the IN_START and IN_SIZE registers are less than or equal to the output from the preview engine or CCD controller; otherwise, incorrect hardware operation may occur. SDR_INADD and SDR_INOFF must be programmed to be 0. Also, the output ports of the CCD controller (CCDC.SYN_MODE.SDR2RSZ) and preview engine (PREV.PCR.RSZPORT) to the resizer must be configured so that only one of them is enabled. If both of them are enabled, then the CCD controller will gain control of this interface. If the input is from the CCD controller, then the output of the CCD controller must be in YUV422 format (the resizer does not support resizing raw data from the CCD controller).

4.3.4.1.2 SDRAM Input Mode

In the SDRAM-input mode, the SDRAM address in SDR_INADD points to the 32-byte aligned SDRAM address where the starting pixel resides. The horizontal starting pixel (IN_START.HORZ_ST) defines a starting pixel within that 32-byte alignment; IN_START.HORZ_ST is constrained from 0 to 15 pixels for the YUV422 format, and from 0 to 31 pixels for the RGB format. The vertical starting pixel (IN_START.VERT_ST) must be zero in SDRAM-input mode. The SDR_INOFF register specifies address offset between rows of input data. The input width and height in the IN_SIZE register specify the exact input range (relative to the starting pixel) needed to generate an output frame of specified width/height.



4.3.4.1.3 Input Format

When the input source is from SDRAM/DDRAM, the resizer can be configured for color separate (8 bits/pixel) resizing by setting the RSZ_CNT.INPTYP parameter. In color separate mode, only one color component can be resized at a time. For example, in order to resize all three components (Y, Cb, and Cr) of a color separate image in memory, three separate resize operations must be setup and performed. When the input source is not from SDRAM/DDRAM, then the RSZ_CNT.INPTYP parameter must always be set for YUV422 color interleaved (16 bits/pixel).

When the input is set to 16-bit color interleaved data, the RSZ_CNT.YCPOS parameter specifies the order that the luma and chroma data is received for each input pixel (YC or CY).

4.3.4.1.4 Output Interfaces

In both input modes, the OUT_SIZE register specifies output width/height, the SDR_OUTADD register specifies output starting pixel (upper-left corner) SDRAM address, and the SDR_OUTOFF register specifies SDRAM address offset between the beginning of output rows. Resizer output always goes to SDRAM.

Note that SDR_INADD, SDR_OUTADD, SDR_INOFF, and SDR_OUTOFF all need to be 32-byte aligned; the lower 5-bit of the byte address is assumed zero.


Output Width Constraints: The output width (OUT_SIZE.HORZ) must be at least 16 pixels, and be even (so that the same number of Cb and Cr components are output). Due to the vertical memory size constraint, the output width (OUT_SIZE.HORZ) cannot be greater than 1280 pixels if the vertical resizing ratio is between $0.5 \times$ to $4 \times$ (RSZ_CNT.VRSZ \leq 512) and 640 pixels wide if the vertical resizing ratio is between $0.25 \times$ to $0.5 \times$ (RSZ_CNT.VRSZ > 512).

4.3.4.2 Horizontal and Vertical Resizing

The resizer module has the ability to upsample or downsample image data with independent resizing factors in the horizontal and vertical directions (HRSZ and VRSZ). The HRSZ (RSZ_CNT.HRSZ) and VRSZ (RSZ_CNT.VRSZ) parameters can range from 64 to 1024 to give a resampling range from $0.25\times$ to $4\times$ (256/RSZ).

The resizer module uses the same resampling algorithm for both the horizontal and vertical directions. The resizing/resampling algorithm makes use of a programmable polyphase sample rate converter (resampler). Figure 28 depicts a general sample rate converter where the resampling rate is equal to L/M.


Figure 28. Typical Sample Rate Converter





In a typical polyphase implementation, L phases are used. The resizer module, however, fixes the number of phases to 8 phases for the resizing range of $0.5 \times \sim 4 \times$ (RSZ = $64 \sim 512$) or 4 phases for a resizing range of $0.25 \times \sim 0.5 \times$ (RSZ = $513 \sim 1024$). In this way, the upsampling value (L) is fixed to either 8 or 4, and the downsampling value (M) is based on RSZ. In order to achieve a resizing ratio of 256/RSZ, the downsampling value (M) is equal to (P \times RSZ)/256, where P is the number of phases. The resizer's functionality can be better depicted in Figure 29.


Figure 29. Resizer's Functionality



P = 8, when RSZ = 64 ~ 512; P = 4, when RSZ = 513 ~ 1024

In order to resolve the non-integer downsampling ratio, this can be better modeled in Figure 30. Here the interpolated output from the filter is upsampled and replicated 256/P times before it is downsampled by the RSZ factor.

Figure 30. Model of Resizer's Approximation Scheme



P = 8, when RSZ = 64 ~ 512; P = 4, when RSZ = 513 ~ 1024

This implementation means that a resizing ratio with 256/RSZ times the input size can be obtained. However, each output pixel is rounded to the nearest interpolated output of 1/P input pixel precision. For more details on the resampling algorithm, see Section 4.3.4.4.

The polyphase filter coefficients are programmable so than any user-specified filter can be implemented. It is recommended that coefficient sets are chosen to implement a sample rate converter where a low pass filter is used with the following cutoff frequency:

$$\omega_{c} = \min \left[\frac{\pi}{P}, \frac{\pi}{\frac{(P \times RSZ)}{256}} \right]$$

If this polyphase resampling methodology is used, then all upsampling factors can share the same set of coefficients. However, a different coefficient set is required when changing between 8-phase and 4-phase modes, and with different downsampling factors.

There are 32 programmable coefficients available for the horizontal direction (HFILT10–HFILT3130 registers) and another 32 programmable coefficients for the vertical direction (VFILT10–VFILT3130 registers). The 32 programmable coefficients are arranged as either 4-taps and 8-phases for the resizing range of $0.5\times \sim 4\times$ (RSZ = 64 ~ 512) or 7-taps and 4-phases for a resizing range of $0.25\times \sim 0.5\times$ (RSZ = 513 ~ 1024). Table 19 shows the arrangement of the 32 filter coefficients. Each tap is arranged in an S10Q8 format (signed value of 10-bits with 8 of them being the fraction).



Table 19. Arrangement of the Filter Coefficients

	0.5× t	o 4×	0.25×1	to ~0.5×
Filter Coefficient	Phase	Тар	Phase	Тар
0	0	0	0	0
1		1		1
2		2		2
3		3		3
4	1	0		4
5		1		5
6		2		6
7		3		Not used
8	2	0	1	0
9		1		1
10		2		2
11		3		3
12	3	0		4
13		1		5
14		2		6
15		3		Not used
16	4	0	2	0
17		1		1
18		2		2
19		3		3
20	5	0		4
21		1		5
22		2		6
23		3		Not used
24	6	0	3	0
25		1		1
26		2		2
27		3		3
28	7	0		4
29		1		5
30		2		6
31		3		Not used

The indexing scheme of coefficients is oriented for dot-product (or inner product), rather than for impulse response. In other words, the first data point contributing toward a particular output is multiplied with the coefficient associated with tap 0, and last data point is multiplied with the coefficient associated with tap 3 or tap 6 (depending on 4-tap or 7-tap mode). The normal raster-scan order is used where the upper-left corner gets the (0, 0) coordinate. Pixel 0 is the left-most column of pixels for horizontal resizing, and the top-most row of pixels for vertical resizing. Figure 31 shows an example of the alignment of the input pixels to tap coefficients using a simple 1:1 resize case (4-tap mode). In this example, the output of only one phase is needed.



Figure 31. Alignment of Input Pixels to Tap Coefficients




Figure 31 also presents how the first output is computed when all of the taps have been aligned with actual input pixels. In order to compute the last several pixels in each line/column, the filter needs more input pixels than the following equation calculates:

input size = output size \times RSZ/256

For the example above where the input size is X and the output size is Y, three extra input pixels are required to generate the correct number of output pixels:

 $X = Y \times 256/256 + 3$ (to account for the extra pixels required for filtering)

The actual input size calculation also depends on the starting phase and rounding issues in the algorithm. Table 20 lists the actual input size calculations that are derived from the algorithm description in Section 4.3.4.4. The input width and height parameters must be programmed strictly according to these equations, otherwise, incorrect hardware operation may occur.

Table 20. Input Size Calculations (1)

	8-Phase, 4-Tap Mode	4-Phase, 7-Tap Mode
IN_SIZE.HORZ	$(32 \times \text{sph} + (\text{ow} - 1) \times \text{hrsz} + 16) >> 8 + 7$	$(64 \times \text{sph} + (\text{ow} - 1) \times \text{hrsz} + 32) >> 8 + 7$
IN_SIZE.VERT	$(32 \times \text{spv} + (\text{oh} - 1) \times \text{vrsz} + 16) >> 8 + 4$	$(64 \times \text{spv} + (\text{oh} - 1) \times \text{vrsz} + 32) >> 8 + 7$

sph = Horizontal starting phase (RSZ_CNT.HSTPH)

spv = Vertical starting phase (RSZ_CNT.VSTPH)

ow = Output width (OUT_SIZE.HORZ) oh = Output height (OUT_SIZE.VERT)

hrsz = Horizontal resizing value (RSZ_CNT.HRSZ)

vrsz = Vertical resizing value (RSZ_CNT.VRSZ)

Extra = 0, when YENH.ALGO = 0 (edge enhancement disabled); 4, when YENH.ALGO ≠ 0 (edge enhancement enabled)

The horizontal and vertical starting phases can be programmed in the RSZ_CNT.HSTPH and RSZ_CNT.VSTPH fields, respectively. The chrominance data can be resized using either bilinear interpolation, or the same algorithm as the luminance data (RSZ_CNT.CBILIN). For more information on how these fields are used in the algorithm, see Section 4.3.4.4.



4.3.4.3 Luma Edge Enhancement


Edge enhancement can be optionally applied to the horizontally resized luminance component before the output of the horizontal stage is sent to the line memories and the vertical stage. The YENH.ALGO bit is cleared to disable edge enhancement, or select either a 3-tap or a 5-tap horizontal high-pass filter for luminance enhancement.

If edge enhancement is selected, the two left-most and two right-most pixels in each line are not output to the line memories and the vertical stage. The OUT_SIZE.HORZ setting is the final output width, up to 1280 pixels when vertical 4-tap mode is used and up to 640 pixels when vertical 7- tap mode is used. When edge enhancement is enabled, the horizontal resizer output width used to calculate the required input width must be OUT_SIZE.HORZ + 4.

The high-pass gain is computed by mapping the absolute value of high passed luma with the curve in Figure 32.

YENH.CORE is in U8Q0, or unsigned 8-bit integer format. YENH.SLOP is in U4Q4, or unsigned 4-bit fraction format. YENH.GAIN is in U4Q4, or unsigned 4-bit fraction format. Hpgain is computed with sign/integer bits plus 4-bit of fraction, but can be saturated from 0 to 15 (representing 0..15/16) before clipping by GAIN.

Figure 32. High-Pass Gain as a Function of Absolute High Passed Luma






4.3.4.4 Resampling Algorithm

The resizer module uses the same resampling algorithm for both the horizontal and vertical directions. For the rest this section, the horizontal direction is used in describing the resampling algorithm. The algorithm is described first for the 4-tap/8-phase mode, and then the 7-tap/4-phase mode.

4.3.4.4.1 4-Tap/8-Phase Mode

In the 4-tap/8-phase mode, the coefficients for each of the 8 phases may be set to interpolate 8 intermediate pixels in between each input pixel. For each output pixel calculation, a fine input pointer with 1/256 input pixel precision is incremented by the RSZ value. A coarse input pointer with 1/8 input pixel precision (corresponds to one of the 8 phases) is calculated by rounding the fine input pointer to the nearest 1/8 pixel. The output pixel is calculated by the dot product of the coefficients of the phase filter (selected by the coarse input pointer) and the appropriate four input pixels. Figure 33 shows a pseudo-code description of the resizer algorithm in the 4-tap/8-phase mode.

Figure 33. Pseudo-Code Description of the Resizer Algorithm: 4-Tap/8-Phase Mode




- The starting input pixel location (in whole pixels) and the starting phase (in 1/8 pixel) are programmed via the resizer registers
- A fine input pointer is maintained in 1/256 pixel precision
- A coarse input pointer and a pixel input pointer are computed for each output based on fine input pointer
- The coarse input pointer is in 1/8 pixel precision. The pixel input pointer is in whole pixel precision.
- Initially fine input pointer = 256 × starting input pixel + 32 × starting phase 256. The fine input pointer defines the starting 1/8 pixel location covered by the filter waveform
- For each output pixel:

 Same algorithm in both the horizontal and vertical directions, but with separate initial pixel/phase values and separate RSZ values

Figure 34. Resampling Algorithm for 4 Taps and 8 Phases

Output[i] Output[i+1]






4.3.4.4.2 7-Tap/4-Phase Mode

In the 7-tap/4-phase mode, the coefficients for each of the 4 phases may be set to interpolate 4 intermediate pixels in between each input pixel. For each output pixel calculation, a fine input pointer with 1/256 input pixel precision is incremented by the RSZ value. A coarse input pointer with 1/4 input pixel precision (corresponds to one of the 4 phases) is calculated by rounding the fine input pointer to the nearest 1/4 pixel. The output pixel is calculated by the dot product of the coefficients of the phase filter (selected by the coarse input pointer) and the appropriate 7 input pixels. Figure 35 shows a pseudo-code description of the resizer algorithm in the 7-tap/4-phase mode.


Figure 35. Pseudo-Code Description of the Resizer Algorithm: 7-Tap/4-Phase Mode



- The starting input pixel location (in whole pixels) and the starting phase (in 1/4 pixel) are programmed via the resizer registers
- A fine input pointer is maintained in 1/256 pixel precision
- A coarse input pointer and a pixel input pointer are computed for each output based on fine input pointer
- The coarse input pointer is in 1/4 pixel precision. The pixel input pointer is in whole pixel precision.
- Initially fine input pointer = 256 × starting input pixel + 64 × starting phase 256. The fine input pointer defines the starting 1/4 pixel location covered by the filter waveform
- For each output pixel:

 Same algorithm in both the horizontal and vertical directions, but with separate initial pixel/phase values and separate RSZ values

Figure 36. Resampling Algorithm for 7 Taps and 4 Phases



Note that the pixel input pointer, pip, in the algorithm description "points to" pixels, not bytes or shorts in the memory. The fine input pointer, fip, points to a 1/256 resolution subpixel position. The coarse input point, cip, points to an 1/8 or 1/4 resolution subpixel location, depending on the number of phases.



4.3.4.4.3 Horizontal Resizing With Interleaved Chroma

Chroma inputs, Cb and Cr, are 8-bit unsigned values that represents 128-biased 8-bit signed values (the signed chroma is called U and V instead of Cb and Cr). During the resizing computation, the chroma values have the 128 bias subtracted to convert to the 8-bit signed format. After vertical resizing, the 128 bias is added back to convert back to 8-bit unsigned format.

Chroma components, which are 2:1 horizontally downsampled with respect to luma, have two methods of horizontal resizing processing: filtering with luma and bilinear interpolation. This option can be selected in the RSZ_CNT.CBILIN field independent of the HRSZ/VRSZ parameters. However, filtering with luma is intended only for downsampling, and bilinear interpolation is intended only for upsampling.


Note that the algorithm descriptions in Figure 29 and Figure 30 are color-neutral, but are for full resolution samples; thus, are applicable for horizontal resizing of Y and vertical resizing of Y/Cb/Cr. For horizontal resizing of Y/Cb/Cr in a combined filtering flow, the algorithm is modified as shown in the following algorithm descriptions:

```
Filter Chroma with Luma (4-tap/8-phase mode):
For (I=0; i<output_width; I++) {
                                                         /* round to nearest phase */
  Coarse input pointer = (fine input pointer + 16) >> 5
                                                          /* round up to a whole pixel */
  Pixel input pointer = (coarse input pointer >> 3) + 1
  Coefficient phase = pixel input pointer & 7
                                                           /* 3 LSBs = phase */
  if (I & 1 == 0) \{ /* even output pixel, generate YCbCr */
      Yout = dot product of the 4 coefficients and the 4 Y inputs starting with pixel input
pointer
       Cbout = dot product of the 4 coefficients and the 4 upsampled Cb inputs starting with
pixel input pointer
      Crout = dot product of the 4 coefficients and the 4 upsampled Cr inputs starting with
pixel input pointer
      Clip outputs to 8-bit unsigned for luma, 8-bit signed for chroma
  Else { /* odd output pixel, generate Y only */
      Yout = dot product of the 4 coefficients and the 4 Y inputs starting with pixel input
      Clip output to 8-bit unsigned
  Fine input pointer = fine input pointer + RSZ
```



```
Filter Chroma with Luma (7-tap/4-phase mode):
For (I=0; i<output_width; I++) {</pre>
   Coarse input pointer = (fine input pointer + 32) >> 6
                                                             /* round to nearest phase */
                                                            /* round up to a whole pixel */
   Pixel input pointer = (coarse input pointer >> 2) + 1
   Coefficient phase = pixel input pointer & 3
                                                             /* 2 LSBs = phase */
   if (I & 1 == 0) \{ /* even output pixel, generate YCbCr */
       Yout = dot product of the 7 coefficients and the 7 Y inputs starting with pixel input
pointer
      Cbout = dot product of the 7 coefficients and the 7 upsampled Cb inputs starting with
pixel input pointer
      Crout = dot product of the 7 coefficients and the 7 upsampled Cr inputs starting with
pixel input pointer
      Clip outputs to 8-bit unsigned for luma, 8-bit signed for chroma
   Else { /* odd output pixel, generate Y only */
      Yout = dot product of the 7 coefficients and the 7 Y inputs starting with pixel input
pointer
      Clip output to 8-bit unsigned
   Fine input pointer = fine input pointer + RSZ
  }
}
```

Figure 37. Chroma Processing Option 1: Filter With Luma






The chroma input values are internally replicated to realize 1:2 upsampling to line up with luma input values. Only required chroma outputs are computed; they correspond to the even luma outputs.

For the bilinear interpolation flow of chroma horizontal resizing, the algorithm is adapted as follows. For the bilinear interpolation option, it is not necessary to replicate chroma samples.

Bilinear Interpolation (either 4-tap or 7-tap):

```
For (I=0; i<output_width; I++) {
  if (I & 1 == 0) { /* even output pixel, generate YCbCr */
    Coarse input pointer = ...
    Pixel input pointer = ...
    Yout = dot product of ...
     C_fine_input_pointer = fine_input_pointer + 128*ntaps
                                                              /* points to center of filter
kernel */
    Cidx = C_fine_input_pointer >> 9
                                               /* truncate to even pixel grid to find left
value */
    Cbin[0] = Cb[Cidx]
     Cbin[1] = Cb[Cidx + 1]
     Crin[0] = Cr[Cidx]
    Crin[1] = Cr[Cidx + 1]
    frac = C_fine_input_pointer & 511
                                                     /* 9-bit fraction */
    Cbout = ((512 - frac) * Cbin[0] + frac * Cbin[1] + 256) >> 9
     Crout = ((512 - frac) * Crin[0] + frac * Crin[1] + 256) >> 9
     Clip outputs to 8-bit unsigned for luma, 8-bit signed for chroma
     Fine input pointer = fine input pointer + RSZ
 else { /* odd output pixel, generate Y */
  }
}
```

Figure 38. Chroma Processing Option 2: Bilinear Interpolation



In Figure 38, the f variable represents a real-number quantity, so we use f and 1-f for the weights in the interpolation. On the algorithm above, fixed-point arithmetic is used. The variable f is an unsigned integer representing the fraction f. Thus 1-f becomes 512-f rac. After the sum of products, 256, representing 0.5 real-number, is added to the sum, then the sum is right-shifted by 9 bits to get back to the integer chroma representation.

In either algorithm options, the chroma outputs computed are interleaved with luma values to generate the YCbYCr output format (or the alternate format specified in RSZ_CNT.YCPOS).

Note that in the vertical resizing stage, the two chroma planes are processed interleaved as one separate image. Since there is no resolution issue vertically, and no horizontal dependency in vertical resizing, the vertical scheme is consistent with conventional processing flow, and will not be analyzed here.



4.3.4.4.4 Example of Algorithm Functionality

An example of 1:2.56 (hrsz = 100) horizontal resizing is shown in Table 21 to illustrate the address calculation and chroma processing in 4:2:2 format (4-tap 8-phase mode). The starting pixel and phase are assumed to be zero.

Output Y0 C_b0 Cr0 Y1 Y2 Cb2 Cr2 **Y**3 Υ4 Cb4 Cr4 Y5 -256 -156 44 144 244 fip (+= hrsz) -56 cip (= (fip + 16) >> 5)-8 -5 -2 1 5 8 pip (= (cip >> 3) + 1)O 0 0 1 2 1 coef ph (= cip & 7) 0 3 6 1 5 0 Y0 Inputs needed Y0 C_b0 Cr0 Y0 C_b0 Cr0 Y1 Υ1 Cb0 Cr0 Y2 (chroma filtered like Υ1 C_b0 Cr0 Υ1 Υ1 C_b0 Cr0 Y2 Y2 Cb2 Cr2 Υ3 luma) Y2 Cb2 Y2 Y2 Cb2 Cr2 Cb2 Cr2 Y4 Cr2 Y3 Y3 Y3 Cb2 Cr2 Y3 Υ3 Cb2 Cr2 Y4 Y4 Cb4 Cr4 Y5 Cfip (= fip + 512) 256 488 720 Cidx (= Cfip >> 9) 0 0 Inputs needed for C_b0 Cr0 C_b0 Cr0 Cb2 Cr2 chroma bilinear Cb2 Cr2 Cb2 Cr2 Cb4 Cr4 interpolation

Table 21. Processing Example for 1:2.56 Horizontal Resize

Note the distinction between using {Cb0, Cb2, Cb2, Cb2} and {Cb0, Cb2, Cb2, Cb4} as input to the filter. The 4 filter taps are applied in order, so with the different chroma component repetition, the result will be different (even when the coefficient phase is the same).

Also note the chroma bilinear interpolation flow's Cidx points to the chroma sample in linear array order, so Cidx = 1 means we are grabbing Cb2 and Cb4.

4.3.5 Camera Control Modules

Note: This feature is not currently supported by TI.

4.3.5.1 Hardware 3A (H3A)

The H3A module is designed to support the control loops for Auto Focus (AF), Auto White Balance (AWB) and Auto Exposure (AE) by collecting metrics about the imaging/video data. The H3A module only works on raw color Bayer pattern data. The H3A module does not work with YUV modes.

Metrics collected by the H3A module are used to adjust the various parameters for processing the imaging/video data. There are 2 main blocks in the H3A module:

- Auto Focus (AF) Engine. The AF engine extracts and filters the red, green, and blue data from the input image/video data and provides either the accumulation or peaks of the data in a specified region.
- Auto Exposure and Auto White Balance (AE/AWB) Engine. The AE/AWB engine accumulates the values and checks for saturated values in a subsampling of the video data.

The number, dimensions, and starting position of the AF regions and the AE/AWB regions windows are separately programmable.



4.3.5.1.1 Optional Preprocessing

The input of the H3A module is 10-bit raw data from the CCD controller. A 10-bit to 8-bit A-law compression step may be separately enabled and disabled for both the AF engine and the AE/AWB engine. In the case of the A-law table being enabled, the output is still 10-bits with the upper two bits filled with a 0. A-law compression offers added protection against overflowing the accumulators.

For the AF processing flow, a horizontal median filter can be enabled and disabled before the A-law compression. This filter is useful for reducing temperature induced noise effects.

4.3.5.1.2 Auto Focus Engine

The Auto Focus (AF) engine works by extracting each red, green, and blue pixel from the video stream and subtracting a fixed offset from the pixel value (128 when A-law is enabled or 512 when A-law is disabled). The offset value is then passed through two IIR filters, and the absolute values of the filter outputs are the focus values (FV).

4.3.5.1.3 Auto Exposure and Auto White Balance Engine

The Auto Exposure and Auto White Balance (AE/AWB) engine starts by dividing the frames into windows and further sub-sampling each window into 2×2 blocks. Then, for each of the sub-sampled 2×2 blocks, each pixel is accumulated. Also, each pixel is compared to a limit set in a register. If any of the pixels in the 2×2 block are greater than or equal to the limit, then the block is not counted in the unsaturated block counter. All pixels greater than the limit are replaced by the limit and the value of the pixel is accumulated.

4.3.5.2 Histogram (HIST)

The histogram accepts raw image/video data from either the CCD controller or SDRAM/DDRAM, performs a color-separate gain on each pixel, and bins them according to the amplitude, color, and region. It can support up to 4 regions simultaneously.

4.3.5.2.1 Input Interface

The input data is 10-bits wide, if the source is the CCD controller. When the input source is from SDRAM/DDRAM, the data bit width can range from 8 to 14 bits.

4.3.5.2.2 Histogram Binning

The histogram bins the input data by amplitude, color, and region. Each bin is a counter, counting the number of pixels of a color in the range associated with the bin. The number of bins can be programmed to 32, 64, 128, or 256 bins. Due to the limited histogram memory size (1024 words), the number of bins limits the number of regions that can be active.

4.3.5.2.2.1 Region Priority

Up to four regions can be active at any time, but a pixel is only binned into one region. The priority is Region 0 > Region 1 > Region 2 > Region 3.

4.3.5.2.2.2 Bin Clipping and Right Shifting

The number of least-significant input bits that are used for binning is equal to $log_2(Number of Bins)$. If the input bit width is larger than this, then the higher bits will be clipped to the highest bin location. This allows data from above the bin range to be included in the upper-most bin.

Before the data is evaluated and binned, it is right shifted by a programmable number of bits. Right shifting the input data increases the range of input values that will be sent to a single bin. This can be used to avoid clipping so that the entire range of bins can be used for different input width sizes.

4.3.5.2.2.3 Bin Saturation

The histogram bin counter memory is 20-bits wide. If incrementing a histogram bin would cause the value to become greater than what this memory word could hold, the value is saturated to the maximum value, which is $2^{20} - 1$.



4.4 VPFE Arbitration and Data Transfer

The Shared Buffer Logic (SBL) Central Resource manages the flow of data between VPSS modules and the DDR EMIF. In order to efficiently utilize the external DDR2 bandwidth, the shared buffer logic/memory via a high-bandwidth bus (64-bit wide) interfaces with the DMA system. The shared buffer logic/memory also interfaces with all the VPFE and VPBE modules via a 128-bit wide bus.

Due to the real-time demands of image processing at high speeds and image resolutions, the VPSS demands the highest bandwidth requirements in the system. Table 22 lists the maximum data throughput capabilities of each module in the VPSS.

Module	Read Bandwidth (MB/s)	Write Bandwidth (MB/s)
CCD controller	~10	DSPCLK/3
Preview Engine	225	DSPCLK/3
Resizer	DSPCLK/3	4 × DSPCLK/3
Histogram	DSPCLK/3	-
Hardware 3A (H3A)	-	~2
On-Screen Display (OSD)	175	-

Table 22. Maximum Data Throughput Capabilities

Sustained performance at these rates cannot be obtained, since the sum of these rates is greater than the DDR2 peak available bandwidth. However, instantaneous peak traffic can be supported by internal buffering. The VPSS DMA master is required to be the highest priority (default) in the system to assure functionality. This priority can be lowered (but not advised) by modifying the PCR.DMA_PRI register field of the VPSS module.

4.4.1 VPSS DMA Transfer Behavior

The information given in this section discusses hardware operation that is transparent to you, but an understanding of this may enable optimization of system performance.

Each DDR2 request is for up to 256 bytes and may take up to 40 DMA cycles to complete the transfer:


 $(8 \text{ bytes/cycle} \times 32 \text{ cycles}) + (8 \text{ cycle setup overhead}) = 256 \text{ bytes in } 40 \text{ cycles}$

Each data transfer cannot span a 256-byte boundary in DDR memory. If the starting address of a read/write request is on a 256-byte boundary, then the first request transfers the entire 256-byte block beginning at the starting address. However, if the starting address is not on a 256-byte boundary, then the first request only transfers the data from the starting address to the first 256-byte boundary it comes to, resulting in a transfer that is less than 256 bytes. Then subsequent requests each transfer 256 bytes (since they will be aligned to 256-byte boundaries) until it gets to the end of the line. At the end of each line, only the amount needed to complete the line is transferred.

Each line of a frame is transferred separately. In other words, data from the end of one line and data from the beginning of the next line cannot be transferred in the same request, even if they are in the same 256-byte block of memory. Instead, one request is made for the last part of the first line, and a new request is made for the first part of the next line. In Figure 39, the starting address is on a 256-byte boundary and each line width and line offset are set to 640 bytes, each line has 3 requests for a total of 6 requests for both lines, not 5 requests.





Figure 39. Number of DMA Transfer Requests per Line



Depending on the width of each line, not programming the starting address and/or line offset registers to be on 256-byte boundaries (32- or 64-byte boundaries are required) may result in more DMA requests. Figure 40 shows two cases of programming the starting address and line offset register.

Figure 40. Alignment of Starting Address Pointer





(a) Start address – 256 byte aligned Line offset – 256 byte aligned (b) Start address – not 256 byte aligned Line offset – 256 byte aligned

In case (a), where both the start address and line offset are 256-byte aligned, there are consistently 3 requests for each line. In case (b), where only the line offset was 256-byte aligned, there are consistently 4 requests for each line. In the cases where the line offset is not 256-byte aligned, occasionally a line starts on a 256-byte boundary, but the rest of the time it is not aligned. This is more difficult to model. Table 23 indicates this truth table, where Y stands for being 256-byte aligned, and N stands for not 256-byte aligned. The - in the performance column means somewhere in between the best case and the worst case.

Table 23. Alignment Performance

Start Address	Line Offset	Performance
Υ	Υ	Optimal
Υ	N	-
N	Υ	Worst
N	N	-

4.4.2 VPSS DMA Bandwidth Adjustments


Since the VPSS is the highest priority in the system, it processes and transfers data at the highest rate possible. In the case where this processing returns results long before real-time deadlines, this may have a negative effect on the performance of other peripherals in the system by unnecessarily wasting DMA resources. The VPSS offers two methods of adjustments that can be made to slow down data processing in this situation. One can be made when the sensor input to the CCD controller is the input source, and the other can be made when the SDRAM/DDRAM is the source of the input image.



4.4.2.1 Input from CCD Controller Video Port Interface

The video port interface delivers data at a rate independent of the PCLK. By default, this rate is set to (DSPCLK/3)/2, which is fast enough to support a PCLK of 75 MHZ. When the PCLK is at a lower frequency, then it is unnecessary for the video port interface to operate at such a high frequency. The FMTCFG.VPIF_FRQ field of the CCD controller can be programmed to reduce the rate at which the video port delivers new data to the other modules (preview engine, H3A, and histogram). In effect, FMTCFG indirectly controls the output bandwidth of the preview engine and H3A. Depending on the input sensor clock, you can set this field appropriately and balance the bandwidth requirements to SDRAM. Figure 41 demonstrates how this register can expand processing time per line for lower PCLK frequencies.


Figure 41. Video Port Interface Bandwidth Balancing



4.4.2.2 Input from SDRAM/DDRAM

When the input image is from SDRAM/DDRAM, the data is fetched from memory and processed at a steady-state rate of DSPCLK/3 MB/s. Depending on the image size and real-time deadline for each frame, this may be much faster than is necessary. Such activity can also starve out other processes in the system. The SDR_REQ_EXP register in the VPSS module can be programmed to control the rate at which a VPSS module (preview engine, resizer, and histogram) reads the input frame from memory. This indirectly controls the output bandwidth of the preview engine and resizer. Depending on the size of the images and the real-time deadlines, you can set this field appropriately and balance the bandwidth requirements to SDRAM. Figure 42 demonstrates how this register can expand processing time for lower real-time requirements.

Figure 42. SDRAM/DDRAM Read Bandwidth Balancing





Internally, when a VPSS module is receiving input from DDR, the VPSS makes a read request to the DDR EMIF whenever there is available memory in its internal buffers. The number of minimum cycles (DSPCLK/3) in between read requests used to program the SDR_REQ_EXP register is determined based on frame size and real-time requirement using the following equation:

Number of cycles/request = (DMA cycles/frame)/(DMA read requests/frame)

In the equation, (DMA cycles/frame) is based on the real-time requirement. For example, if the real-time requirement is a frame rate of 1/30th second and the DSPCLK/3 is 153 MHz, then this is calculated as:

```
DMA cycles/frame = DSPCLK/3 \times frame rate
= 153 MHz \times 1/30 = 5.1Mcycles
```

In the equation, (DMA read requests/frame) is based on the frame size and the alignment in memory (see Section 4.4.1). For a VGA (640×480) frame size and optimal alignment conditions:

DMA read requests/frame = transfers per line × number of lines = ((640 pixels/line × 2 bytes/pixel)/256 bytes/transfer) × 480 lines = 2400 requests/frame

In this example, the final equation is:

Number of cycles/request = 5.1Mcyles/2400 requests = 2125 cycles/request

The maximum values that can be written to the SDR_REQ_EXP register for the different read requesters is 1023. For the histogram and the preview engine, this should be sufficient for the typical sizes of RAW data frames. However, since the resizer can read a variety of video frame sizes, the field for the resizer is internally multiplied by 32. So for this example, the SDR_REQ_EXP.RESZ_EXP field is programmed to FLOOR(2125/32) = 66.

This example equation provides an estimate or a starting point for programming SDR_REQ_EXP. Depending on system loads and available bandwidth, this number may need to be reduced to compensate for a heavy loaded system.



5 Programming Model

5.1 Setup for Typical Configuration

A typical configuration of the VPFE for a digital camera application would include interfacing to a CCD controller, timing generator (TG), and analog front end (AFE) imager subsystem. In addition to programming these external devices, the VPFE would be programmed in Preview mode to capture data at a 30 Hz frame rate. The VPFE submodule would be configured to capture/read this data and format for display via the preview engine and, optionally, the resizer. Simultaneously, the statistics modules would collect data to be used by user-defined focusing algorithms, etc. Figure 43 shows the VPFE data flow. The interfaces between the modules are configured using the register field values indicated. The input to the CCD controller is either raw image data from an AFE or YCC data. The input to the preview engine, H3A, and histogram is only raw image data. The input to the resizer is only YCC data.




Figure 43. VPFE Data Flow Block Diagram

5.2 Resetting the Camera Subsystem

The entire VPSS subsystem (VPFE and VPBE) can be reset via the Power and Sleep Controller (PSC).

5.3 Configuring the Clocks and the Control Signals

The input pixel data clock must be provided by the external imager device.

If the VPFE is to be configured in master mode, in which the HD/VD sync signals are output, then the proper frame definition must be configured in the CCD controller. Otherwise, in slave mode, the VPFE will sync to the externally provided signals.



5.4 Programming the CCD Controller

This section discusses issues related to the software control of the CCD controller. It lists the registers that are required to be programmed in different modes, how to enable and disable the CCD controller, how to check the status of the CCD controller, discusses the different register access types, and enumerates several programming constraints.

5.4.1 Hardware Setup/Initialization

This section discusses the configuration of the CCD controller that is required before image processing begins.

5.4.1.1 Reset Behavior

Upon hardware reset of the VPSS, all of the registers in the CCD controller are set to their default values.

5.4.1.2 Register Setup

Prior to enabling the CCD controller, the hardware must be properly configured via register writes.

Table 24 identifies the register parameters that must be programmed before enabling the CCD controller.

Table 25 identifies additional configuration requirements depending on if the corresponding condition is met. The table can be read as:

if(Condition is TRUE) then

Configuration Required parameters must be programmed

Table 24. CCD Controller Required Configuration Parameters

	Confi	guration Required
Function	Register	Field
External pin signal configuration	SYN_MODE	VDHDOUT
	SYN_MODE	VDHDEN
	SYN_MODE	VDPOL
	SYN_MODE	HDPOL
	SYN_MODE	FLDMODE
	SYN_MODE	FLDOUT
	SYN_MODE	FLDPOL
	SYN_MODE	EXWEN
	SYN_MODE	DATAPOL
	CCDCFG	VDLC = 1
Input mode	REC656	R656ON
	SYN_MODE	INPMOD
Color pattern	COLPTN	
Black compensation	BLKCMP	
Data path configuration	FMTCFG	VPEN
	SYN_MODE	VP2SDR
	SYN_MODE	WEN
	SYN_MODE	SDR2RSZ



Table 25. CCD Controller Conditional Configuration Parameters

Function	Condition	Configuration Required
VD/HD set as outputs	SYN_MODE.VDHDOUT	VD_HD_WID
		PIX_LINES
Interlaced fields	SYN_MODE.FLDMODE	CCDFCG.FIDMD
External WEN	SYN_MODE.EXWEN	CCDCFG.WENLOG
REC656 input	REC656.R656ON	REC656.ECCFVH
		CCDCFG.BW656
YCC input	SYN_MODE.INPMOD != 0 && !REC656.R656ON	CCDCFG.YCINSWP
		CCDCFG.MSBINVI
		DCSUB
8-bit YCC input	SYN_MODE.INPMOD == 2 && !REC656.R656ON	CCDCFG.Y8POS
Raw input	SYN_MODE.INPMOD == 0 && !REC656.R656ON	SYN_MODE.DATSIZ
		CLAMP.CLAMPEN
Optical black clamp enabled	CLAMP.CLAMPEN && SYN_MODE.INPMOD == 0	CLAMP.OBGAIN
		CLAMP.OBST
		CLAMP.OBSLN
		CLAMP.OBSLEN
Optical black clamp disabled	!CLAMP.CLAMPEN && SYN_MODE.INPMOD == 0	DCSUB
Write to SDRAM or resizer	SYN_MODE.WEN SYN_MODE.SDR2RSZ	HORZ_INFO
		VERT_START
		VERT_LINES
		SYN_MODE.LPF
		CULLING
		ALAW.CCDTBL
		SYN_MODE.PACK8
		CCDCFG.BSWD
Write to SDRAM	SYN_MODE.WEN	SDR_ADDR
		HSIZE_OFF
		SDOFST
A-law	ALAW.CCDTBL	ALAW.GWID
Interrupt usage	VDINT[1:0] interrupts are enabled	VDINT

5.4.2 **Enable/Disable Hardware**

Note: When the CCD controller is disabled (PCR.ENABLE = 0), the CCD controller continues to generate interrupts. If your design is not expecting interrupts, you must disable those interrupts at the interrupt controller (INTC). See the TMS320DM643x DMP DSP Subsystem Reference Guide (SPRU978) for information on the INTC.

Setting the PCR.ENABLE bit to 1 enables the CCD controller. This should be done after all of the required registers, mentioned in the previous section, are programmed.

The CCD controller always operates in continuous mode. After enabling the CCD controller, it continues to process sequential frames until the PCR.ENABLE bit is cleared by software. When this happens, the frame being processed continues until completion before the CCD controller is disabled.

When the CCD controller is in master mode (HD/VD signals set to outputs), then fetching and processing of the frame begins immediately upon setting the PCR.ENABLE bit.



When the CCD controller is in slave mode (HD/VD signals set to inputs), then processing of the frame is dependent upon the input timing of the external sensor/decoder. In order to assure that data from the external device is not missed, the CCD controller should be enabled prior to data transmission from the external device. In this way, the CCD controller waits for data from the external device.

5.4.3 **Events and Status Checking**

The CCD controller generates three different interrupts: VDINT0, VDINT1, and VDINT2. Note that the SYN_MODE.VDHDEN bit should be enabled to receive any of the CCD controller interrupts.

5.4.3.1 VDINTO and VDINT1 Interrupts


Note: When the CCD controller is disabled (PCR.ENABLE = 0), the CCD controller continues to generate interrupts. If your design is not expecting interrupts, you must disable those interrupts at the interrupt controller (INTC). See the TMS320DM643x DMP DSP Subsystem Reference Guide (SPRU978) for information on the INTC.

As shown in Figure 44 and Figure 45, the VDINT0 and VDINT1 interrupts occur relative to the VD pulse. The trigger timing is selected by using the SYN_MODE.VDPOL setting. VDINT0 and VDINT1 occurs after receiving the number of horizontal lines (HD pulse signals) set in the VDINT.VDINT0 and VDINT.VDINT1 register fields, respectively.

Note: In the case of BT.656 input mode, there is a VD at the beginning of each field; therefore, there will be two interrupts for each frame (one for each field).


In the case of the SYN MODE.VDPOL = 0 (Figure 44), the VDINT0 and VDINT1 HD counters begin counting HD pulses from the rising edge of the external VD.

Figure 44. VDINT0/VDINT1 Interrupt Behavior when VDPOL = 0



In the case of the SYN_MODE.VDPOL = 1 (Figure 45), the VDINT0 and VDINT1 HD counters begin counting HD pulses from the falling edge of the external VD.


Figure 45. VDINT0/VDINT1 Interrupt Behavior when VDPOL = 1



5.4.3.2 **VDINT2** Interrupt

In addition to the VDINT0 and VDINT1 interrupts, the CCD controller also has a VDINT2 interrupt (Figure 46). The VDINT2 interrupt always occurs at the falling edge of the C WE signal (via external pin). There are no registers in the CCD controller module to configure this interrupt.





5.4.3.3 Status Checking

The PCR.BUSY status bit is set when the start of frame occurs (if the PCR.ENABLE bit is 1 at that time). It is automatically reset to 0 at the end of a frame. The PCR.BUSY status bit may be polled to determine the end of frame status.

5.4.4 Register Accessibility During Frame Processing

There are three types of register access in the CCD controller:

- Shadowed registers. In the CCD controller, there are three different register fields that are shadowed in different ways. Shadowed registers are those that can be read and written at any time, but the written values only take effect (are latched) at certain times based on some event. Note that reads will still return the most recent write even though the settings are not used until the specific event occurs. The following register/fields are shadowed:
 - PCR.ENABLE: Written values take effect only at the start of a frame event (rising edge of VD, if SYN MODE.VDPOL is positive; falling edge of VD, if SYN MODE.VDPOL is negative).
 - SDR_ADDR: When CCDCFG.VDLC is cleared to 0, written values take effect only at the start of a frame event (rising edge of VD, if SYN_MODE.VDPOL is positive; falling edge of VD, if SYN_MODE.VDPOL is negative). When CCDCFG.VDLC is set to 1, written values take effect only at the start of the frame being output to SDRAM (when the input has reached the HORZ_INFO.SPH pixel of the VERT_START.SLVn line of each field).
 - CCDCFG.YCINSWP: Written values take effect only during the active period of VD (when VD is high, if SYN MODE.VDPOL is positive; when VD is low, if SYN MODE.VDPOL is negative).
- **Busy-writeable registers.** These registers/fields can be read or written even if the module is busy. Changes to the underlying settings takes place instantaneously. All register fields not listed as shadowed or optionally shadowed/busy-writeable are busy-writeable registers.
- Optionally shadowed/busy-writeable registers. These register/fields can be all set as shadow registers or optionally set as busy-writeable registers. When CCDCFG.VDLC is cleared to 0, these registers are shadowed; when CCDCFG.VDLC is set to 1, these registers are busy-writeable.

Note:	
	therefore, these registers will be busy-writeable. If CCDCFG.VDLC remains cleared to 0 (default), indeterminate results may occur for any register access in the CCD controller,
	not just the following registers.

SYN_MODE.SDR2RSZ	HD_VD_WID	CULLING
SYN_MODE.VP2SDR	PIX_LINES	HSIZE_OFF
SYN_MODE.VDHDEN	HORZ_INFO	SDOFST
SYN_MODE.WEN	VERT_START	CLAMP.CLAMPEN
SYN MODELPE	VERT LINES	FMTCFG FMTFN



5.4.5 Inter-frame Operations

In between frames, it may be necessary to enable/disable functions or modify the memory pointers. Since the PCR register and memory pointer registers are shadowed, these modifications take place any time before the end of the frame, and the data gets latched in the next frame. The host controller can perform these changes upon receiving an interrupt.

5.4.6 Summary of Constraints

The following is a list of register configuration constraints to adhere to when programming the CCD controller. It can be used as a quick checklist. More detailed register setting constraints are found in the individual register descriptions.

- PCLK can not be higher than 75 MHZ.
- If SDRAM output port is enabled, the memory output line offset and address should be on 32-byte boundaries.
- External WEN can not be used when VP2SDR path is enabled.
- The horizontal number for the video port (VP_OUT.HORZ_NUM) must be ≤ 1376 × 4.
- If the video port is enabled, the vertical number for the video port (VP_OUT.VERT_NUM)
 must be < FMT_VERT.FMTLNV.
- In YCC input mode:
 - COLPTN should be cleared to 0.
 - BLKCMP should be cleared to 0.
 - the video port should be disabled.
 - the formatter should be disabled.
 - the VP2SDR should be disabled.
 - the low-pass filter should be disabled.
 - the ALAW should be disabled.
- In raw input mode, the resizer output path should not be enabled.

5.5 Programming the Resizer

This section discusses issues related to the software control of the resizer. It lists the registers that are required to be programmed in different modes, how to enable and disable the resizer, how to check the status of the resizer, discusses the different register access types, and enumerates several programming constraints.

5.5.1 Hardware Setup/Initialization

This section discusses the configuration of the resizer that is required before image processing begins.

5.5.1.1 Reset Behavior

Upon hardware reset of the VPSS, all of the registers in the resizer are set to their default values.



5.5.1.2 Register Setup

Prior to enabling the resizer, the hardware must be properly configured via register writes. Table 26 identifies the register parameters that must be programmed before enabling the Resizer.

Table 26. Resizer Required Configuration Parameters

Function	Configuration Required	
Resizer control parameters	RSZ_CNT	
I/O sizes	OUT_SIZE	
	IN_START	
	IN_SIZE	
Memory addresses	SDR_INADD	
	SDR_INOFF	
	SDR_OUTADD	
	SDR_OUTOFF	
Filter coefficients	HFILT[31:0]	
	VFILT[31:0]	
Edge enhancement	YENH.ALG	

The edge enhancement function is optional. If it is disabled, then the rest of the YENH register does not need to be programmed. However, if it is enabled, then the edge enhancement parameters in Table 27 need to be programmed so that the edge enhancement function operates properly.

Table 27. Resizer Conditional Configuration Parameters

Function	Condition	Configuration Required
Edge enhancement	YENH.ALG != 0	YENH.GAIN
		YENH.SLOP
		YENH.CORE

5.5.2 Enable/Disable Hardware

Setting the PCR.ENABLE bit enables the resizer. This should be done after all of the required registers mentioned in the previous section are programmed.

The resizer always operates in the one-shot mode. After enabling the resizer, the PCR.ENABLE bit is automatically turned off (cleared to 0) and only a single frame is processed from memory.

When the input source is the SDRAM/DDRAM, fetching and processing of the frame begins immediately upon setting the PCR.ENABLE bit.

When the input source is the CCD controller or preview engine, processing of the frame is dependent upon the timing of the CCD controller. In order to assure that data from the CCD controller or preview engine is not missed, the resizer should be enabled prior to these upstream modules. In this way, the resizer will wait for data from the CCD controller or the preview engine.



5.5.3 Events and Status Checking

The resizer generates an interrupt and an EDMA event at the end of each frame.

The PCR.BUSY status bit is set when the start of frame occurs (if the PCR.ENABLE bit is 1 at that time). The PCR.BUSY bit is automatically cleared to 0 and the EDMA event is triggered when it is safe to modify the busy-lock registers (see Section 5.5.4) to setup the next frame. Note that when this happens, the frame may not yet be fully in SDRAM. Instead, the interrupt signal indicates when all the data is actually in SDRAM. The PCR.BUSY status bit may be polled to determine when the processor can update the registers, or the EDMA trigger can be used to trigger an EDMA transfer to update the registers. Figure 47 shows the firmware/hardware interaction. Configuration registers and filter coefficients should be programmed in-between busy periods, before writing ENABLE = 1.

Write ENABLE = 1
Write to
Enable bit

Busy

EDMA event

Interrupt

Figure 47. Firmware Interaction for SDRAM-Input Resizing

5.5.4 Register Accessibility During Frame Processing

There are two types of register access in the resizer:

Shadow registers. These registers/fields are read and written (if the field is writeable) at any time.
However, the written values take effect only at the start of a frame. Note that reads still return the most recent write even though the settings are not used until the next start of frame. The following register/fields are shadowed in the resizer:

PCR SDR_OUTADD SDR_INADD SDR_OUTOFF SDR_INOFF

 Busy-lock registers. All registers except the PCR, SDR_INADD, SDR_INOFF, SDR_OUTADD, and SDR_OUTOFF registers are busy-lock registers. Busy-lock registers cannot be written when the module is busy. Writes are allowed to occur, but no change occurs in the registers (blocked writes from hardware perspective, but allowed write from the software perspective). Once the PCR.BUSY bit is reset to 0, the busy-lock registers can be written.

The ideal procedure for changing the resizer registers is:



5.5.5 Inter-Frame Operations

In between frames, it may be necessary to modify the memory pointers before processing the next frame. Since the PCR.ENABLE bit and memory pointer registers are shadowed, these modifications take place any time before the end of the frame, and the data gets latched in the next frame. The host controller can perform these changes upon receiving an interrupt, or an EDMA transfer can be programmed to make these changes upon receiving an event.

Note that firmware is responsible to compute/upload the filter coefficients. If the polyphase resampling methodology is used, a different set is required when changing between 4-tap and 7- tap modes, and with different down-sampling factors; all up-sampling factors can share the same set of coefficients. If back-to-back resizes are required, which change busy-lock registers (such as the coefficients, resizing ratios, input and output sizes), then any changes to these registers must wait until after the first resize is finished. The following section describes some scenarios where this is required.

5.5.5.1 Multiple Passes for Larger Resizing Operations

The resizer supports multiple passes of processing for larger resizing operations. The several meanings of larger are:

- Wider output than 1280 pixels. This only works in SDRAM input mode. The input can be partitioned into multiple resizer blocks and each block is separately resized, and stitched together. Having input/output SDRAM line offsets, input starting pixel and starting phase are essential to make this work. The basic idea is to begin subsequent slices at exactly where previous images left off. The starting phase and pixel registers are programmed to this exact location. This location is calculated using the algorithm details in Section 4.3.4.4.
- Larger than 4× upsampling. Resizing can be applied in multiple passes. For example, 10× upsampling is realized by first a 4× upsampling, then a 2.5× upsampling. The first pass is performed on-the-fly with preview. The second pass is only performed with input from SDRAM, and for 10× digital zoom, there is time outside the active picture region to perform the second pass. See Section 5.7.1.1.1 for more details
- Larger than 4:1 downsampling. Although it is rare to generate a very small image from a big image, it is supported by the hardware. For example, 10× down-sampling is realized first with 4× down-sampling on-the-fly with preview, then 2.5× down-sampling in SDRAM-input path. There may not be much time outside the active data region for the second pass, but since it is already reduced to 1/16 of original size, there is no need for a lot of time. Typically, CCD sensor or video input has 10% to 20% of vertical blanking that can be used.

For all of these scenarios, the second pass is configured and initiated from an interrupt service routine triggered by the resizer end-of-frame interrupt.

5.5.5.2 Processing Time Calculation

The following equation can be used to determine the processing time of the resizer when the input is from SDRAM:

$$Time = \frac{bytes_per_pixel \times W \times input_height}{DSPCLK/3}$$
 Where $bytes_per_pixel = 1$, when RSZ_CNT.INPTYP = 1 (color separate) 2, when RSZ_CNT.INPTYP = 0 (YUV422)

If the input is YUV422, and horizontal down-sampling is performed:

W = average(input width, output width*);

else

W = max(input width, output width*);

^{*} Including extra 4 pixels, if edge enhancement is enabled.



This time is the baseline steady-state calculation of the hardware and does not include the time it takes for the hardware to fetch the first input and fill the pipeline. It also does not include the time spent from the last output from the resizer to get back to the SDRAM memory when the resizer interrupt occurs. However, these beginning and ending times are relatively negligible. Depending on real-time constraints, this processing time may be much faster than is required. See Section 4.4.2.2 for details on delaying data fetches from SDRAM, in order to free more bandwidth for use by other system peripherals.

5.5.6 Summary of Constraints

The following is a list of register configuration constraints to adhere to when programming the resizer. It can be used as a quick checklist. More detailed register setting constraints are found in the individual register descriptions.

- Vertical and horizontal resize ratio values (RSZ_CNT.VRSZ and RSZ_CNT.HRSZ) should be within the range: 64 to 1024
- Output Width:
 - Should be within the maximum limit:
 - width < 1280 (if vertical resize value is in the range: RSZ_CNT.VRSZ = 64 to 512)
 - width < 640 (if vertical resize value is in the range: RSZ_CNT.VRSZ = 513 to 1024)
 - Should be even
 - Should be a multiple of 16 bytes (for vertical upsizing)
- When input is from the preview engine/CCD controller:
 - The input height and width should be ≤ the output of the preview engine/CCD controller.
 - The input address and offset should be 0.
 - The input can not be color separate data.
- If source is SDRAM:
 - The vertical start pixel should be 0.
 - The horizontal start pixel should be within the range: [0 to 15] for color interleaved, [0 to 31] for color separate data.
 - The memory output line offset and address should be on 32-byte boundaries.
 - Input height and width must adhere to the equations listed in Table 20.
- Input height and width must adhere to the equations listed in Table 20.

5.6 Error Identification

Memory overflow or underflow errors can occur in the read and write buffers of the VPFE. When an overflow from any of the write buffers occurs, a corresponding fail bit is set in the VPSS.PCR register.

5.7 Supported Use Cases

The VPFE is designed to support a variety of video and imaging applications. For the purposes of describing the configuration of the VPFE for typical use cases, the application space can be divided into the following two input types: CCD/CMOS sensor data and YUV video data. This section discusses typical VPFE configurations for both of these input types separately, and then discusses how both applications use the resizer to resize or change the aspect ratio of processed video or image data.

Figure 43 shows all the possible data paths through the VPFE. Each mode described in this section has a unique data path through the various modules.



5.7.1 CCD/CMOS Sensor Input Specific Applications

Digital still cameras and digital video cameras are the primary applications that use CCD or CMOS sensor input sources. CCD or CMOS sensors output analog data at a rate determined by a timing generator (TG). The analog front end (AFE) converts this data to a digital signal and transmits this digital raw sensor data to the input interface of the CCD controller. Depending on the sensor, this data is typically in a Bayer pattern where every pixel represents only one of the three primary colors (RGB). The VPFE contains programmable functions that capture and digitally process this raw data into YUV-formatted video or image data that can be compressed or displayed directly on an external display.

In this application, there are three basic modes of operation that require different VPFE data paths and configurations:

- preview/movie capture mode
- still image capture mode
- still image processing mode

5.7.1.1 Preview/Movie Capture Mode

In a digital still camera or video camera, preview and movie capture modes are where the VPFE receives raw video data from the sensor, converts it to YUV format, and displays it on the display in real-time. There is only one distinguishing detail between preview mode and movie capture mode. In preview mode, the video data is only temporarily stored in a circular buffer in the DDR memory until it can be displayed and/or transmitted; in movie capture mode, the video data is additionally compressed and stored in non-volatile memory (for example, Flash, digital video tape, DVD, hard disk, etc). Both modes have the same data path through the VPFE as shown in Figure 48. The register configuration for both modes is shown in Table 28.

As shown in Figure 48, all of the modules in the VPFE may be enabled for this mode. The camera application spends the majority of its time in this mode so the DDR2 bandwidth consumption is minimized by having a single image data path to memory (in addition to the H3A statistic data path), which is resized to the correct display size. The DSP or an EDMA transfer must read the statistic data from the histogram memory-mapped registers after a frame has completed.

Typically in this mode, the CCD controller receives the digital raw data from the sensor/AFE in a down-sampled resolution format. The 10-bit raw data is output on the video port interface feeding the preview engine, H3A, and histogram modules. The preview engine performs most of the image signal processing (CFA interpolation, white balance, noise filtering, etc) and coverts the raw data to YUV 4:2:2 video format. If the output of the preview engine is not the correct size or aspect ratio for display, and/or if digital zoom is required, then it can be sent directly to the resizer. The image output from the preview engine and/or resizer is finally sent to the DDR2 in a circular buffer where it is consumed for display and/or compression. End-of-frame interrupts from the resizer and/or other VPFE modules can trigger DSP interrupt service routines to change the address of the write buffer in the preview engine and/or resizer module for each frame. The image statistics from the H3A and histogram can by used by the DSP for implementing algorithms to modify the image processing parameters of the preview engine and/or focus lens of the imager for subsequent frames.






Figure 48. Preview/Movie Capture Mode Data Path

Table 28. Preview/Movie Capture Mode Data Path Register Configuration

Module	Register	Field	Setting
CCD Controller	FMTCFG	VPEN	1
	SYN_MODE	WEN	0
	SYN_MODE	SDR2RSZ	0
Preview Engine	PCR	SOURCE	0
	PCR	RSZPORT	1
	PCR	SDRPORT	0
Resizer	RSZ_CNT	INPSRC	0
Histogram	HIST_CNT	SOURCE	0



5.7.1.1.1 Two-Pass Resize in Preview/Movie Capture Mode

A single pass through the resizer can resize an image down to ¼ or up to 4 times the input width and/or height. In order to achieve resize operations beyond this range, multiple passes through the resizer are required. The VPFE supports a two-pass resize operation in preview/movie capture mode to achieve a resize zoom range beyond 4× and up to 16× digital zoom. The first pass is performed "on-the-fly" directly from the output of the preview engine (RESZ.RESZ_CNT.INPSRC = 0). Since this is a zoom in, only a small portion of the image is resized up in the first pass. The second pass is performed from the DDR (RESZ.RESZ_CNT.INPSRC = 1) during the time that the inactive region of the image is being sent to the CCD controller. Since the resizer operation from the DDR2 is at ½ the DMA clock speed (typically faster than the PCLK) and is performed on an image smaller than the original (with blanking), there is enough time for the second pass to complete before switching the input source of the resizer to the preview engine again for the next frame, as shown in Figure 49.




Figure 49. Preview Mode Two-Pass Resize Processing Time

The pseudo-code in Example 1 shows the control sequence that needs to be performed by an interrupt service routine or EDMA transfer of register writes to the resizer after the resizer is initialized for the first resize. Since both passes perform up-sampling, the filter coefficients do not need to be changed once they are initially set. This example performs a $10 \times$ resize where the first pass is $4 \times$ and the second pass is $2.5 \times$.

Memory/Bandwidth Tradeoff Note: When determining which resize ratio to use in the first pass versus the second pass, consider the following as it relates to the system constraints: a smaller ratio in the first pass will minimize the intermediate buffer memory used, but will result in a higher instantaneous bandwidth requirement during the second pass. Depending on the real-time requirements, the instantaneous bandwidth consumption can be reduced by employing the techniques described in Section 4.4.2.



Example 1. Preview Mode 10x Resize Pseudo-Code Example

```
void reszISR()
   if(pass0)
   {
      RSZ_CNT.INPSRC = 0;
                                // Input source is Preview Engine
                                // Required to be 0 for PREV input
      SDR_INADD = 0;
                                // Horizontal & Vertical input size
                                // Horizontal & Vertical output size
                                // Horizontal & Vertical input start
   }
   else
   {
      buffNum %= NUM_BUFFS;
                                 // Implementation of a circular buffer
      RSZ_CNT.INPSRC = 1;
                                 // Input source is DDR
      buffNum++;
                                    // Increments the output buffer number
   }
   PCR.ENABLE = 1;
   pass0 = !pass0;
}
```

5.7.1.2 Still Image Capture Mode

In a digital still camera or video camera, still image capture mode is where the VPFE is receiving full resolution raw image data from the sensor and storing it to the DDR to be analyzed, processed, and/or later stored to non-volatile memory (for example, Flash, digital video tape, DVD, hard disk, etc). The data path through the VPFE for still image capture is shown in Figure 50. The register configuration for this mode is shown in Table 29.

As shown in Figure 50, only the CCD controller module in the VPFE needs to be enabled. Typically in this mode, the CCD controller receives the full resolution of the digital raw data from the sensor/AFE. Some sensors (typically CMOS) read the data out in progressive format, whereas others (typically CCD) read the data out in multiple fields. If the input format is field based, then the software should set the line offset and starting address of the CCD controller output accordingly so that the frame is de-interleaved as it is stored into the DDR memory.

Most of the time, a single frame is captured in this mode. However, the VPFE also supports a burst (continuous) capture mode for as many frames as can fit in the DDR2. Software implements this by managing the output buffer address in the CCD controller for each frame.






Figure 50. Still (Raw) Image Capture Mode Data Path

Table 29. Still Image Capture Mode Data Path Register Configuration

Module	Register	Field	Setting
CCD Controller	FMTCFG	VPEN	0
	SYN_MODE	WEN	1
	SYN_MODE	SDR2RSZ	0
Preview Engine	PCR	SOURCE	Х
	PCR	RSZPORT	X
	PCR	SDRPORT	X
Resizer	RSZ_CNT	INPSRC	Х
Histogram	HIST_CNT	SOURCE	Х

5.7.1.3 Still Image Processing Mode

In a digital still camera or video camera, still image processing mode is when the raw image data that was captured to the DDR2 during still capture mode is processed into YUV image data that can be compressed and stored in non-volatile memory. This mode can optionally be performed by the preview engine of the VPFE, or by the DSP and Image Coprocessors. If performed by the VPFE, the data path through the VPFE is shown in Figure 51. The register configuration for this mode is shown in Table 30.






Figure 51. Still Image Processing Mode Data Path

Table 30. Still Image Processing Mode Data Path Register Configuration

Setting
х
х
х
1
0
1
х
Х

Since the internal line memory is optimized for video resolutions, the preview engine can process a maximum output width of 1280 pixels in a single pass. Therefore, it usually requires multiple passes through the preview engine to process a full resolution still-captured image. This is done by partitioning the input image into multiple overlapping vertical slices and aligning the output in such a way that the processed image is seamlessly stitched together. The number of slices required is:

Number of slices =
$$[FLOOR \times ((output_width - 1)/1280)] + 1$$

The vertical slices processed by the preview engine are required to overlap, due to the truncating of the image data by internal filtering processes as discussed in Section 4.3.3.16. The amount of overlap is determined by which filtering functions are enabled during processing. Table 31 indicates how many edge pixels/lines are truncated by enabling certain functions within the preview engine.




Table 31. Image Cropping by Preview Functions

Function	Pixels/line	Lines	
Horizontal Median Filter	4	0	
Noise Filter	4	4	
CFA	4	4	
Color Suppression OR Luminance Enhancement	2	0	
Maximum Total	14	8	

Figure 52 and the pseudo-code in Example 2 illustrate the implementation of multi-pass still image processing through the preview engine. For the purposes of this discussion, *hCrop* refers to the pixels per line that are truncated from the image due to internal filtering functions. The amount of overlap of the slices is equal to *hCrop* pixels.

Figure 52. Multi-Pass Processing Through Preview Engine





Example 2. Still Image Processing Pseudo-Code Example

```
#define HCROP
                         14
                                      // cropped pixels (all functions on)
#define OUTWIDTH
                         3186
                                     // required output width
#define VSTRIPEWIDTH
                         1280
                                     // must be a multiple of 16 pixels
int vStripeCnt, lastPassNum, lastPassSize;
void stillProcess()
                         // assumes all other PREVIEW parameters initialized
    int inWidth;
    vStripeCnt = 0;
                                      // initialize vStripe counter
    inWidth = OUTWIDTH + HCROP;
                                     // 3200 (set CCDC output width to this)
    lastPassNum = (OUTWIDTH-1) / VSTRIPEWIDTH;
                                                // 2
    lastPassSize = OUTWIDTH % VSTRIPEWIDTH;
                                                 // 626
    if(lastPassSize == 0)
                               // if output width is less than 1280
lastPassSize = OUTWIDTH;
    HORZ_INFO.SPH = 0;
                                                // start pixel horizontal
    HORZ_INFO.EPH = (VSTRIPEWIDTH-1) + HCROP;
                                                // end pixel horizontal
    RADR_ADDR = input_buff;
                                                // Read starting address
    WSDR_ADDR = output_buff;
                                                // Write starting address
    PCR.ENABLE = 1; // Enable Preview Engine
}
void prevISR()
   vStripeCnt++;
   RADR_ADDR = input_buff + 2*(vStripeCnt * VSTRIPEWIDTH);
   WSDR_ADDR = output_buff + 2*(vStripeCnt * VSTRIPEWIDTH);
   if(vStripeCnt == lastPassNum)
        HORZ_INFO.EPH = (lastPassSize-1) + HCROP;
   if(vStripeCnt <= lastPassNum)</pre>
        PCR.ENABLE = 1;  // Enable Preview Engine
}
```



5.7.1.3.1 Horizontal Slicing

In addition to vertical slicing, it may be required to perform horizontal slicing of the processing so that compression of the output image can be pipelined in parallel. This concept can be implemented in much the same way as the vertical slicing. The number of lines overlapping is equal to the number of lines that are truncated from the image (*vCrop*) as specified in Table 31. Figure 53 and the pseudo-code in Example 3 illustrate the implementation of vertical and horizontal slicing through the preview engine.



Figure 53. Horizontal Slicing Through Preview Engine

Example 3. Horizontal and Vertical Slicing Pseudo-Code Example

```
#define HCROP
                                      // cropped pixels (all functions on)
                         14
#define VCROP
                                      // cropped lines (all functions on)
#define OUTWIDTH
                        3186
                                     // required output width
#define OUTHEIGHT
                        2392
                                     // required output width
#define VSTRIPEWIDTH
                         1280
                                      // must be a multiple of 16 pixels
#define HSTRIPEHEIGHT
                         960
                                      // can be anything, not limited
int vStripeCnt, hStripeCnt, lastPassNum, lastPassSize, vLastPassNum, vLastPassSize,
numPasses, passCnt;
void stillProcess()
                          // assumes all other PREVIEW parameters initialized
{
    int inWidth, inHeight;
    vStripeCnt = 0;
                                    // initialize vStripe counter
    hStripeCnt = 0;
                                    // initialize hStripe counter
    passCnt = 0;
                                    // initialize pass counter
    inWidth = OUTWIDTH + HCROP;
                                         // 3200 (set CCDC output width to this)
    inHeight = OUTHEIGHT + VCROP;
                                         // 2400 (set CCDC output height to this)
    lastPassNum = (OUTWIDTH-1) / VSTRIPEWIDTH;
    lastPassSize = OUTWIDTH % VSTRIPEWIDTH;
                                                  // 626
    if(lastPassSize == 0)
                                 // if output width is less than 1280
        lastPassSize = OUTWIDTH;
    vLastPassNum = (OUTHEIGHT-1) / HSTRIPEHEIGHT;
                                                      // 2
    vLastPassSize = OUTHEIGHT % HSTRIPEHEIGHT;
                                                      // 472
                                  // if output height is less than 960
    if(vLastPassSize == 0)
       vLastPassSize = OUTHEIGHT;
```



Example 3. Horizontal and Vertical Slicing Pseudo-Code Example (continued)

```
numPasses = lastPassNum+1 * vLastPassNum+1;
    HORZ_INFO.SPH = 0;
                                                 // start pixel horizontal
    HORZ_INFO.EPH = (VSTRIPEWIDTH-1) + HCROP;
                                                 // end pixel horizontal
    VERT_INFO.SLV = 0;
                                                 // start line vertical
    VERT INFO.ELV = (HSTRIPEHEIGHT-1) + VCROP;
                                                // end line vertical
    RSDR_ADDR = input_buff;
                                                   // Read starting address
    WSDR_ADDR = output_buff;
                                                    // Write starting address
                            // Enable Preview Engine
    PCR.ENABLE = 1;
     . . .
}
void prevISR()
   vStripeCnt++;
   RADR_ADDR = input_buff + 2*(vStripeCnt * VSTRIPEWIDTH)
                 + (hStripeCnt * HSTRIPEHEIGHT * RADR_OFFSET);
   WSDR_ADDR = output_buff + 2*(vStripeCnt * VSTRIPEWIDTH)
                  + (hStripeCnt * HSTRIPEHEIGHT * WADD OFFSET);
   if(vStripeCnt == lastPassNum) {
        HORZ_INFO.EPH = (lastPassSize-1) + HCROP;
           vStripeCnt = -1;
           hStripeCnt++;
        else if(hStripeCnt == vLastPassNum)
           VERT_INFO.ELV = (vLastPassSize-1) + VCROP;
   if(++passCnt < numPasses)</pre>
        PCR.ENABLE = 1;
                               // Enable Preview Engine
```

5.7.2 YUV Video Input Specific Applications

There are a variety of applications that use YUV video input sources: IP phones, video surveillance systems, digital video recorders, etc. Mostly any application that needs to capture YUV video, compress it, and transmit or store it can be included in this application category.

5.7.2.1 Video Capture Mode

Video capture is where the VPFE is receiving YUV video data from a digital video source and storing it to the DDR for further processing and/or compression. The CCD controller of the VPFE can capture BT.656 formatted video or generic 16-bit or 8-bit YUV digital video data from a digital video source such as an NTSC/PAL video decoder. The possible data paths through the VPFE for video capture are shown in Figure 54. The register configuration for this mode is shown in Table 32.

As shown in Figure 54, the CCD controller is enabled for this mode. Additionally, if the input video is progressive, the output of the CCD controller can be passed directly to the resizer for resizing the video data without having to first go to the DDR2.






Figure 54. Video Capture Mode Data Path

Table 32. Video Capture Mode Data Path Register Configuration

	•	•	J
Module	Register	Field	Setting
CCD Controller	FMTCFG	VPEN	0
	SYN_MODE	WEN	1
	SYN_MODE	SDR2RSZ	1
Preview Engine	PCR	SOURCE	Х
	PCR	RSZPORT	X
	PCR	SDRPORT	X
Resizer	RSZ_CNT	INPSRC	0
Histogram	HIST_CNT	SOURCE	Х



5.7.3 Video/Image Resize Applications

Applications from both CCD/CMOS sensor data and YUV video data input categories use the resizer to resize YUV 4:2:2 formatted video and images from the DDR2 memory. Additionally, the resizer can be configured to process YUV 4:4:4 planar data.

5.7.3.1 Processed Image Resize

Processed image resize is where the resizer in the VPFE takes YUV formatted image/video data from the DDR and resizes it back to the DDR. Typically, the DSP and Image Coprocessors will uncompress image or video data first, and then have the resizer resize the image to be displayed on a display device or recompressed again. The data path through the VPFE for processed image resizing is shown in Figure 55. The register configuration for this mode is shown in Table 33.




Figure 55. Processed Image Resize Data Path

Table 33. Processed Image Resize Data Path Register Configuration

	_	_	_
Module	Register	Field	Setting
CCD Controller	FMTCFG	VPEN	х
	SYN_MODE	WEN	x
	SYN_MODE	SDR2RSZ	x
Preview Engine	PCR	SOURCE	х
	PCR	RSZPORT	x
	PCR	SDRPORT	x
Resizer	RSZ_CNT	INPSRC	1
Histogram	HIST_CNT	SOURCE	х



5.7.3.1.1 Multi-Pass Resize

There are two constraints in the resizer that may require multiple passes in order to achieve a desired size:

- Resize ratio range is limited to between ¼× and 4× resize
- Maximum output width is 1280 pixels (640 for vertical downsampling ratios between ½ and ¼)

Resize ratio range: A single pass through the resizer can resize an image down to $\frac{1}{2}$ or up to $\frac{4}{2}$ the input width and/or height. In order to achieve resize operations beyond this range, multiple passes through the resizer are required until the final sizing is achieved. For example, if a $\frac{10}{2}$ resize is required, then a $\frac{4}{2}$ resize and a $\frac{2.5}{2}$ resize can be applied in two passes.

Maximum output width: Since the internal line memory is optimized for video resolutions, the resizer can operate on a maximum output width of 1280 (640 for vertical downsampling ratios between ½ and ¼) pixels in a single pass. Therefore, it requires multiple passes through the resizer to resize to larger images that exceed this horizontal width requirement. This is done by partitioning the input image into multiple vertical slices and aligning the output in such a way that the processed image is seamlessly stitched together.

The basic idea is to begin subsequent slices at exactly where previous images left off. The starting phase and pixel registers can be programmed to this exact location. This location can be calculated using the algorithm details in Section 4.3.4.4.



6 Video Processing Front End (VPFE) Registers

The submodules in the video processing front end (VPFE) subsystem are listed in Table 34.

Table 34. Video Processing Front End Subsystem Module Register Map

Offset	Acronym	Register Description	Section
400h	CCDC	CCD Controller	Section 6.1
800h	PREV	Preview Engine/Image Signal Processor	Not supported
C00h	RESZ	Resizer	Section 6.2
1000h	HIST	Histogram	Not supported
1400h	НЗА	Hardware 3A (Auto-Focus/White Balance/Exposure)	Not supported

6.1 CCD Controller (CCDC) Registers

Table 35 lists the memory-mapped registers for the CCD controller. See the device-specific data manual for the memory address of these registers.

Table 35. CCD Controller (CCDC) Registers


Offset	Acronym	Register Description	Section
400h	PID	Peripheral revision and class information	Section 6.1.1
404h	PCR	Peripheral control register	Section 6.1.2
408h	SYN_MODE	SYNC and mode set register	Section 6.1.3
40Ch	HD_VD_WID	HD and VD signal width register	Section 6.1.4
410h	PIX_LINES	Number of pixels in a horizontal line and number of lines in a frame register	Section 6.1.5
414h	HORZ_INFO	Horizontal pixel information register	Section 6.1.6
418h	VERT_START	Vertical line - settings for the starting pixel register	Section 6.1.7
41Ch	VERT_LINES	Number of vertical lines register	Section 6.1.8
420h	CULLING	Culling information in horizontal and vertical directions register	Section 6.1.9
424h	HSIZE_OFF	Horizontal size register	Section 6.1.10
428h	SDOFST	SDRAM/DDRAM line offset register	Section 6.1.11
42Ch	SDR_ADDR	SDRAM address register	Section 6.1.12
430h	CLAMP	Optical black clamping settings register	Section 6.1.13
434h	DCSUB	DC clamp register	Section 6.1.14
438h	COLPTN	CCD color pattern register	Section 6.1.15
43Ch	BLKCMP	Black compensation register	Section 6.1.16
448h	VDINT	VD interrupt timing register	Section 6.1.17
44Ch	ALAW	A-law setting register	Section 6.1.18
450h	REC656IF	REC656 interface register	Section 6.1.19
454h	CCDCFG	CCD configuration register	Section 6.1.20
458h	FMTCFG	Data reformatter/video port configuration register	Section 6.1.21
45Ch	FMT_HORZ	Data reformatter/video input interface horizontal information register	Section 6.1.22
460h	FMT_VERT	Data reformatter/video input interface vertical information register	Section 6.1.23
494h	VP_OUT	Video port output settings register	Section 6.1.24



6.1.1 Peripheral Revision and Class Information Register (PID)

The peripheral revision and class information register (PID) is shown in Figure 56 and described in Table 36.

Figure 56. Peripheral Revision and Class Information Register (PID)



LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

Table 36. Peripheral Revision and Class Information Register (PID) Field Descriptions

Bit	Field	Value	Description	
31-24	Reserved	0	Reserved	
23-16	TID		eripheral identification	
		1	CCD/CMOS controller	
15-8	CID		ass identification	
		FEh	ideo processing front end module	
7-0	PREV		eripheral revision number	
		0	Current revision	




6.1.2 Peripheral Control Register (PCR)

Note: When the CCD controller is disabled (ENABLE = 0), the CCD controller continues to generate interrupts. If your design is not expecting interrupts, you must disable those interrupts at the interrupt controller (INTC). See the TMS320DM643x DMP DSP Subsystem Reference Guide (SPRU978) for information on the INTC.

The peripheral control register (PCR) is shown in Figure 57 and described in Table 37.

Figure 57. Peripheral Control Register (PCR)



LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

Table 37. Peripheral Control Register (PCR) Field Descriptions

Bit	Field	Value	Description
31-2	Reserved	0	Reserved
1	BUSY		CCD controller busy bit
		0	Not busy
		1	Busy
0	ENABLE		CCD controller enable
		0	Disable
		1	Enable



6.1.3 Sync and Mode Set Register (SYN_MODE)

The sync and mode set register (SYN_MODE) is shown in Figure 58 and described in Table 38.

Figure 58. Sync and Mode Set Register (SYN_MODE)

31							24
			Rese	erved			
			R	-0			
23			20	19	18	17	16
	Rese	erved		SDR2RSZ	VP2SDR	WEN	VDHDEN
	R	-0		R/W-0	R/W-0	R/W-0	R/W-0
15	14	13	12	11	10		8
FLDSTAT	LPF	INPI	MOD	PACK8		DATSIZ	
7	6	5	4	3	2	1	0
FLDMODE	DATAPOL	EXWEN	FLDPOL	HDPOL	VDPOL	FLDOUT	VDHDOUT
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

Table 38. Sync and Mode Set Register (SYN_MODE) Field Descriptions

Bit	Field	Value	Description
31-20	Reserved	0	Reserved
19	SDR2RSZ		SDRAM port output into resizer input. Controls whether or not SDRAM output data is forwarded to the resizer input port.
		0	Disable
		1	Enable
18	VP2SDR		Video port output into the SDRAM port. Controls whether or not video port data is forwarded to the output formatter, which in turn writes to SDRAM. Note that if VP2SDR is set, then SDRAM line (SLVn bit in VERT_START) and pixel start (SPH bit in HORZ_INFO) are with respect to the video port output (and not the original input). This bit is latched by VD.
		0	Disable
		1	Enable
17	WEN		Data write enable. Controls whether or not CCD raw data is written to SDRAM. This bit is latched by VD.
		0	Disable
		1	Enable
16	VDHDEN		VD/HD Enable. If VD/HD are defined as output, activates internal timing generator. If VD/HD are defined as inputs, activates internal timing generator to synchronize with VD/HD.
		0	Disable
		1	Enable
15	FLDSTAT		Field Status. Indicates the status of the current field when in interlaced mode.
		0	Odd field
		1	Even field
14	LPF		3-tap low-pass (anti-aliasing) filter. This bit is latched by VD.
		0	Off
		1	On
13-12	INPMOD	0-3h	Data input mode.
		0	CCD raw data
		1h	YCbCr 16-bit
		2h	YCbCr 8-bit
		3h	Reserved



Table 38. Sync and Mode Set Register (SYN_MODE) Field Descriptions (continued)

Bit	Field	Value	Description
11	PACK8		Pack to 8-bits/pixel (into SDRAM).
		0	Normal (16 bits/pixel)
		1	Pack to 8 bits/pixel
10-8	DATSIZ	0-7h	CCD data width. Valid only when INPMOD bit is cleared to 0.
		0	16 bits
		1h	15 bits
		2h	14 bits
		3h	13 bits
		4h	12 bits
		5h	11 bits
		6h	10 bits
		7h	8 bits
7	FLDMODE		Sensor field mode.
		0	Non-interlaced (progressive)
		1	Interlaced
6	DATAPOL		CCD data polarity.
		0	Normal (no change)
		1	1's complement
5	EXWEN		External WEN selection. When set to 1 and when VDHDEN bit is set to 1, input CCD data is loaded into SDRAM.
		0	Do not use external WEN (write enable).
		1	Use external WEN (write enable).
4	FLDPOL		Field indicator polarity.
		0	Positive
		1	Negative
3	HDPOL		HD sync polarity.
		0	Positive
		1	Negative
2	VDPOL		VD sync polarity.
		0	Positive
		1	Negative
1	FLDOUT		Field ID direction.
		0	Input
		1	Output
0	VDHDOUT		VD/HD sync direction.
		0	Input
		1	Output



6.1.4 HD and VD Signal Width Register (HD_VD_WID)

The HD and VD signal width register (HD_VD_WID) is shown in Figure 59 and described in Table 39.

Figure 59. HD and VD Signal Width Register (HD_VD_WID)

31	2	28	27		16
	Reserved			HDW	
	R-0			R/W-0	
15		12	11		0
	Reserved			VDW	
	R-0			R/W-0	

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset


Table 39. HD and VD Signal Width Register (HD_VD_WID) Field Descriptions

Bit	Field	Value	Description
31-28	Reserved	0	Reserved
27-16	HDW	0-FFFh	Width of HD sync pulse, if output. HDW + 1 pixel clocks. HDW is not used when HD is an input (when VDHDOUT bit in SYN_MODE is cleared to 0). This bit field is latched by VD.
15-12	Reserved	0	Reserved
11-0	VDW	0-FFFh	Width of VD sync pulse, if output. VDW + 1 lines. VDW is not used when VD is an input (when VDHDOUT bit in SYN_MODE is cleared to 0). This bit field is latched by VD.

6.1.5 Number of Pixels in a Horizontal Line and Number of Lines in a Frame Register (PIX_LINES)

The number of pixels in a horizontal line and number of lines in a frame register (PIX_LINES) is shown in Figure 60 and described in Table 40.

Figure 60. Number of Pixels in a Horizontal Line and Number of Lines in a Frame Register (PIX_LINES)



LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

Table 40. Number of Pixels in a Horizontal Line and Number of Lines in a Frame Register (PIX LINES) Field Descriptions

Bit	Field	Value	Description
31-16	PPLN	0-FFFFh	Pixels per line. Number of pixel clock periods in one line. HD period = PPLN + 1 pixel clocks. PPLN is not used when HD and VD are inputs (when VDHDOUT bit in SYN_MODE is cleared to 0). This bit field is latched by VD.
15-0	HLPFR	0-FFFFh	Half lines per field or frame. Sets number of half lines per frame or field. VD period = (HLPFR + 1)/2 lines. HLPFR is not used when HD is an input (when VDHDOUT bit in SYN_MODE is cleared to 0). This bit field is latched by VD.



6.1.6 Horizontal Pixel Information (HORZ_INFO)

The horizontal pixel information (HORZ_INFO) is shown in Figure 61 and described in Table 41.

Note:

The CCD controller outputs the XY code in the SAV and EAV into the SDRAM. In order to eliminate this, set the SPH field to +1. Also set the NPH field to accurately represent the number of active pixels.

Figure 61. Horizontal Pixel Information (HORZ_INFO)

31	30		16
Reserved		SPH	
R-0		R/W-0	
15	14		0
Reserved		NPH	
R-0		R/W-0	

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

Table 41. Horizontal Pixel Information (HORZ_INFO) Field Descriptions

Bit	Field	Value	Description
31	Reserved	0	Reserved
30-16	SPH	0-7FFFh	Start pixel, horizontal. Sets pixel clock position at which data output to SDRAM begins, measured from the start of HD. This bit field is latched by VD.
15	Reserved	0	Reserved
14-0	NPH	0-7FFFh	Number of pixels, horizontal. Sets number of horizontal pixels that are output to SDRAM = NPH + 1. This bit field is latched by VD.

6.1.7 Vertical Line—Settings for the Starting Pixel (VERT_START)

The vertical line—settings for the starting pixel (VERT_START) is shown in Figure 62 and described in Table 42.

Figure 62. Vertical Line—Settings for the Starting Pixel (VERT_START)

31	30		16
Reserved		SLV0	
R-0		R/W-0	
15	14		0
Reserved		SLV1	
R-0		R/W-0	

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

Table 42. Vertical Line—Settings for the Starting Pixel (VERT_START) Field Descriptions


Bit	Field	Value	Description
31	Reserved	0	Reserved
30-16	SLV0	0-7FFFh	Start line, vertical (field 0). Sets line at which data output to SDRAM begins, measured from the start of VD. This bit field is latched by VD.
15	Reserved	0	Reserved
14-0	SLV1	0-7FFFh	Start line, vertical (field 1). Sets line at which data output to SDRAM begins, measured from the start of VD. This bit field is latched by VD.



6.1.8 Number of Vertical Lines (VERT_LINES)

The number of vertical lines (VERT_LINES) is shown in Figure 63 and described in Table 43.

Figure 63. Number of Vertical Lines (VERT_LINES)



LEGEND: R/W = Read/Write; R = Read only; -n = value after reset


Table 43. Number of Vertical Lines (VERT_LINES) Field Descriptions

Bit	Field	Value	Description					
31-15	Reserved	0	eserved					
14-0	NLV	0-7FFFh	Sets number of vertical lines that are output to SDRAM for each field. The number of lines output to SDRAM for each field = NLV + 1. This bit field is latched by VD.					

6.1.9 Culling Information in Horizontal and Vertical Directions (CULLING)

The culling information in horizontal and vertical directions (CULLING) is shown in Figure 64 and described in Table 44.

Figure 64. Culling Information in Horizontal and Vertical Directions (CULLING)



LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

Table 44. Culling Information in Horizontal and Vertical Directions (CULLING) Field Descriptions


Bit	Field	Value	Description				
31-24	CULHEVN	0-FFh	Horizontal culling pattern for even line, 8-bit mask. When 0, cull; when 1, retain. LSB is first pixel and MSB is 8th pixel, then pattern repeats. This bit field is latched by VD.				
23-16	CULHODD	0-FFh	orizontal culling pattern for odd line, 8-bit mask. When 0, cull; when 1retain. LSB is first pixel and MSB 8th pixel, then pattern repeats This bit field is latched by VD.				
15-8	Reserved	0	Reserved				
7-0	CULV	0-FFh	Vertical culling pattern, 8-bit mask. When 0, cull; when 1, retain. LSB is first line and MSB is 8th line, then pattern repeats. This bit field is latched by VD.				



6.1.10 Horizontal Size (HSIZE_OFF)

The horizontal size (HSIZE_OFF) is shown in Figure 65 and described in Table 45.

Figure 65. Horizontal Size (HSIZE_OFF)



LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

Table 45. Horizontal Size (HSIZE_OFF) Field Descriptions


Bit	Field	Value	Description
31-16	Reserved	0	Reserved
15-0	LNOFST	0-FFFFh	Address offset for each line. Sets offset for each output line in SDRAM. Either 16 or 32 pixels, depending on setting of the PACK8 bit in SYN_MODE. This bit field is latched by VD. The 5 LSBs are ignored; the offset is on a 32-byte boundary. For optimal performance in the system, the address offset should be on a 256-byte boundary.



6.1.11 SDRAM/DDRAM Line Offset Register (SDOFST)

The SDRAM/DDRAM line offset register (SDOFST) is shown in Figure 66 and described in Table 46.

Figure 66. SDRAM/DDRAM Line Offset Register (SDOFST)



LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

Table 46. SDRAM/DDRAM Line Offset Register (SDOFST) Field Descriptions

Bit	Field	Value	Description
31-15	Reserved	0	Reserved
14	FIINV		Field identification signal inverse. This field is latched by VD.
		0	Non-inverse
		1	Inverse
13-12	FOFST	0-3h	Field line offset by number of lines ID = 1. This field is latched by VD.
		0	+1 line
		1h	+2 line
		2h	+3 line
		3h	+4 line
11-9	LOFTS0	0-7h	Line offset values of even line and even field ID = 0. This field is latched by VD.
		0	+1 line
		1h	+2 lines
		2h	+3 lines
		3h	+4 lines
		4h	-1 line
		5h	-2 lines
		6h	-3 lines
		7h	-4 lines
8-6	LOFTS1	0-7h	Line offset values of odd line and even field ID = 0. This field is latched by VD.
		0	+1 line
		1h	+2 lines
		2h	+3 lines
		3h	+4 lines
		4h	-1 line
		5h	-2 lines
		6h	-3 lines
		7h	-4 lines



Table 46. SDRAM/DDRAM Line Offset Register (SDOFST) Field Descriptions (continued)

Bit	Field	Value	Description						
5-3	LOFTS2	0-7h	ne offset values of even line and odd field ID = 1. This field is latched by VD.						
		0	line						
		1h	+2 lines						
		2h	+3 lines						
		3h	+4 lines						
		4h	-1 line						
		5h	ines						
		6h	-3 lines						
		7h	-4 lines						
2-0	LOFTS3	0-7h	Line offset values of odd line and odd field ID = 1. This field is latched by VD.						
		0	+1 line						
		1h	+2 lines						
		2h	+3 lines						
		3h	+4 lines						
		4h	-1 line						
		5h	-2 lines						
		6h	-3 lines						
		7h	-4 lines						

6.1.12 SDRAM Address Register (SDR_ADDR)

The SDRAM address register (SDR_ADDR) is shown in Figure 67 and described in Table 47.

Figure 67. SDRAM Address Register (SDR_ADDR)

31 0 SDR_ADDR RW-0

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

Table 47. SDRAM Address Register (SDR_ADDR) Field Descriptions

Bit	Field	Value	Description
31-0	SDR_ADDR	0-FFFF FFFFh	32-bit SDRAM starting address for CCD controller output. This bit field is latched by VD. Note that the address should be aligned on a 32-byte boundary; the 5 LSBs are ignored. Reading this register always shows the 5 LSBs cleared to 0. For optimal performance in the system, the address should be on a 256-byte boundary.



6.1.13 Optical Black Clamping Settings Register (CLAMP)

The optical black clamping settings register (CLAMP) is shown in Figure 68 and described in Table 48.

Figure 68. Optical Black Clamping Settings Register (CLAMP)

31	30	28	27		25	24				16
CLAMPEN	OBS	SLEN		OBSLN			OB	ST		
R/W-0	R/\	V-0		R/W-0			R/V	V-0		
15				10	9		5	4		0
	OB	ST				Reserved			OBGAIN	
	R/\	V-0				R-0			R/W-0	

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

Table 48. Optical Black Clamping Settings Register (CLAMP) Field Descriptions

Bit	Field	Value	Description
31	CLAMPEN		Clamp enable. Enables clamping of CCD data based on the calculated average of Optical Black Samples. This bit is latched by VD.
		0	Disable
		1	Enable
30-28	OBSLEN	0-7h	Optical Black Sample Length. Number of Optical Black Sample pixels per line to include in the average calculation.
		0	1 pixel
		1h	2 pixels
		2h	4 pixels
		3h	8 pixels
		4h	16 pixels
		5h-7h	Reserved
27-25	OBSLN	0-7h	Optical Black Sample Lines. 5-7: Reserved. Number of Optical Black Sample lines to include in the average calculation.
		0	1 line
		1h	2 lines
		2h	4 lines
		3h	8 lines
		4h	16 lines
		5h-7h	Reserved
24-10	OBST	0-7FFFh	Start Pixel of Optical Black Samples. Start pixel position of Optical Black Samples, specified from the start of HD in pixel clocks.
9-5	Reserved	0	Reserved
4-0	OBGAIN	0-1Fh	Gain to apply to the optical black average. Multiply the optical black average with the specified gain (range from 0 to ~2 - U5Q4)




6.1.14 DC Clamp Register (DCSUB)

The DC clamp register (DCSUB) is shown in Figure 69 and described in Table 49.

Note: This function does not clip negative results to 0 for YUV 8-bit input mode

(SYN_MODE.INPMOD = 2h) or REC656 input mode (REC656IF.REC656ON = 1).

Figure 69. DC Clamp Register (DCSUB)



LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

Table 49. DC Clamp Register (DCSUB) Field Descriptions

Bit	Field	Value	Description					
31-14	Reserved	0	Reserved					
13-0	DCSUB	0-3FFFh	DC level to subtract from CCD data. The DC value is subtracted from the CCD data when OBS clamping is disabled (when CLAMPEN bit in CLAMP is cleared to 0).					



6.1.15 CCD Color Pattern Register (COLPTN)

The CCD color pattern register (COLPTN) is shown in Figure 70 and described in Table 50.

Figure 70. CCD Color Pattern Register (COLPTN)

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
CP3l	PC3	CP3I	PC2	CP3I	_PC1	CP3I	_PC0	CP2I	PC3	CP2I	PC2	CP2l	_PC1	CP2L	PC0
R/V	V-0	RΛ	V-0	RΛ	V-0	RΛ	V-0	RΛ	V-0	RΛ	V-0	R/V	V-0	R/V	V-0
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
CP1l	PC3	CP1I	PC2	CP1I	_PC1	CP1I	_PC0	CP0I	PC3	CP0I	PC2	CP0I	_PC1	CP0L	PC0
R/W-0		RΛ	V-0	R/W-0		R/W-0		R/W-0		R/W-0		R/W-0		R/W-0	

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

Table 50. CCD Color Pattern Register (COLPTN) Field Descriptions


Bit	Field	Value	Description
31-30	CP3LPC3	0-3h	Color pattern for 3rd line. pixel counter = 3
		0	R
		1h	Gr
		2h	Gb
		3h	В
29-28	CP3LPC2	0-3h	Color pattern for 3rd line, pixel counter = 2
27-26	CP3LPC1	0-3h	Color pattern for 3rd line, pixel counter = 1
25-24	CP3LPC0	0-3h	Color pattern for 3rd line, pixel counter = 0
23-22	CP2LPC3	0-3h	Color pattern for 2nd line, pixel counter = 3
21-20	CP2LPC2	0-3h	Color pattern for 2nd line, pixel counter = 2
19-18	CP2LPC1	0-3h	Color pattern for 2nd line, pixel counter = 1
17-16	CP2LPC0	0-3h	Color pattern for 2nd line, pixel counter = 0
15-14	CP1LPC3	0-3h	Color pattern for 1st line, pixel counter = 3
13-12	CP1LPC2	0-3h	Color pattern for 1st line, pixel counter = 2
11-10	CP1LPC1	0-3h	Color pattern for 1st line, pixel counter = 1
9-8	CP1LPC0	0-3h	Color pattern for 1st line, pixel counter = 0
7-6	CP0LPC3	0-3h	Color pattern for 0th line, pixel counter = 3
5-4	CP0LPC2	0-3h	Color pattern for 0th line, pixel counter = 2
3-2	CP0LPC1	0-3h	Color pattern for 0th line, pixel counter = 1
1-0	CP0LPC0	0-3h	Color pattern for 0th line, pixel counter = 0



6.1.16 Black Compensation Register (BLKCMP)

The black compensation register (BLKCMP) is shown in Figure 71 and described in Table 51.

Figure 71. Black Compensation Register (BLKCMP)



LEGEND: R/W = Read/Write; R = Read only; -n = value after reset


Table 51. Black Compensation Register (BLKCMP) Field Descriptions

Bit	Field	Value	Description
31-24	R	0-FFh	Black level compensation for R pixels (-128 to +127). 2's complement, MSB is sign bit.
23-16	GR	0-FFh	Black level compensation for Gr pixels (-128 to +127). 2's complement, MSB is sign bit.
15-8	GB	0-FFh	Black level compensation for Gb pixels (-128 to +127). 2's complement, MSB is sign bit.
7-0	В	0-FFh	Black level compensation for B pixels (-128 to +127). 2's complement, MSB is sign bit.

6.1.17 VD Interrupt Timing Register (VDINT)

The VD interrupt timing register (VDINT) is shown in Figure 72 and described in Table 52.

Figure 72. VD Interrupt Timing Register (VDINT)



LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

Table 52. VD Interrupt Timing Register (VDINT) Field Descriptions


Bit	Field	Value	Description
31	Reserved	0	Reserved
30-16	VDINT0	0-7FFFh	VD0 interrupt timing. Specify VDINT0 in units of horizontal lines from the start of VD pulse. Resulting value is VDINT0 + 1. Note that if the rising edge (or falling edge, if programmed) of the HD lines up with the rising edge (or falling edge, if programmed) of VD, the first HD is not counted.
15	Reserved	0	Reserved
14-0	VDINT1	0-7FFFh	VD1 interrupt timing. Specify VDINT1 in units of horizontal lines from the start of VD pulse. Resulting value is VDINT1 + 1. Note that if the rising edge (or falling edge, if programmed) of the HD lines up with the rising edge (or falling edge, if programmed) of VD, the first HD is not counted.



6.1.18 A-Law Setting Register (ALAW)

The A-law setting register (ALAW) is shown in Figure 73 and described in Table 53.

Figure 73. A-Law Setting Register (ALAW)



LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

Table 53. A-Law Setting Register (ALAW) Field Descriptions


Bit	Field	Value	Description
31-4	Reserved	0	Reserved
3	CCDTBL		Apply Gamma (A-law) to CCD controller data saved to SDRAM.
		0	Disable
		1	Enable
2-0	GWID	0-7h	Gamma width input (A-law table).
		0	Bits 15-6
		1h	Bits 14-5
		2h	Bits 13-4
		3h	Bits 12-3
		4h	Bits 11-2
		5h	Bits 10-1
		6h	Bits 9-0
		7h	Reserved



6.1.19 REC656 Interface Register (REC656IF)

The REC656 interface register (REC656IF) is shown in Figure 74 and described in Table 54.

Figure 74. REC656 Interface Register (REC656IF)



LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

Table 54. REC656 Interface Register (REC656IF) Field Descriptions


Bit	Field	Value	Description
31-2	Reserved	0	Reserved
1	ECCFVH		FVH error correction enable.
		0	Disable
		1	Enable
0	R656ON		REC656 interface enable.
		0	Disable
		1	Enable

6.1.20 CCD Configuration Register (CCDCFG)

The CCD configuration register (CCDCFG) is shown in Figure 75 and described in Table 55.

Note: CCDCFG.VDLC must be set to 1 by software if the CCD controller is to be used. If CCDCFG.VDLC remains cleared to 0 (default), indeterminate results may occur for any register access in the CCD controller. See Section 5.4.4 for more details.

Figure 75. CCD Configuration Register (CCDCFG)



LEGEND: R/W = Read/Write; R = Read only; -n = value after reset



Table 55. CCD Configuration Register (CCDCFG) Field Descriptions

Bit	Field	Value	Description
31-16	Reserved	0	Reserved
15	VDLC		Enable latching function registers on internal VSYNC.
		0	Latched on VSYNC.
		1	Not latched on VSYNC.
14	Reserved	0	Reserved
13	MSBINVI		MSB of Chroma input signal stored to SDRAM inverted.
		0	Normal
		1	MSB inverted
12	BSWD		Byte swap data stored to SDRAM. Number of pixels must be even, if byte packing is enabled (and this field is set to 1).
		0	Normal
		1	Swap bytes
11	Y8POS		Location of Y signal when YCbCr 8-bit data is input.
		0	Even pixel
		1	Odd pixel
10-9	Reserved	0	Reserved
8	WENLOG		Specifies CCD valid area.
		0	Internal valid signal and WEN signal are logical-ANDed.
		1	Internal valid signal and WEN signal are logical-ORed.
7-6	FIDMD	0-3h	Setting of FID detection function.
		0	FID signal is latched at the VSYNC timing.
		1h	FID signal is not latched.
		2h	FID signal is latched at edge of VD.
		3h	FID signal is latched based on phase of VD and HD.
5	BW656		Data width in CCIR656 input mode. If 656 mode is enabled, takes precedence over the INPMOD and DATSIZ bits in the sync and mode set register (SYN_MODE).
		0	8 bits
		1	10 bits
4	YCINSWP		Y input (YIN[7:0]) and C input (CIN[7:0]) swapped. This field is latched on the VSYNC/VD signal. This swaps the luma and chroma samples in 16-bit YUV mode. Swapping portions of the 16-bit YUV data bus determines which half of the bus is used as the input source in 8-bit mode and can be used in 8-bit YUV mode to support two separate YUV input ports. It cannot be used in REC656 mode.
		0	No swap. YIN[7:0] = Y signal/CIN[7:0] = C signal
		1	Swap. YIN[7:0] = C signal/CIN[7:0] = Y signal
3-0	Reserved	0	Reserved



6.1.21 Data Reformatter/Video Port Configuration Register (FMTCFG)

The data reformatter/video port configuration register (FMTCFG) is shown in Figure 76 and described in Table 56.

Figure 76. Data Reformatter/Video Port Configuration Register (FMTCFG)




Table 56. Data Reformatter/Video Port Configuration Register (FMTCFG) Field Descriptions

Bit	Field	Value	Description
31-19	Reserved	0	Reserved
18-16	VPIF_FRQ	0-7h	Video port data ready frequency. This field allows the firmware to control the rate at which the video port delivers new data to the other modules (preview engine, H3A, and histogram). In effect, this register controls the raw output bandwidth of the preview engine, H3A, and histogram. Depending on the input sensor clock, you can set this field appropriately and balance the bandwidth requirements to SDRAM.
			If the CCD controller operating clock is DSPCLK/3 (depends on the specific chip, see the chip level clocking scheme), then the following settings apply:
			• 1/2: Sensor cannot have pixel clock greater than (DSPCLK/3)/2 = 75 MHZ
			• 1/3.5: Sensor cannot have pixel clock greater than (DSPCLK/3)/3.5 = 42.8 MHZ
			• 1/4.5: Sensor cannot have pixel clock greater than (DSPCLK/3)/4.5 = 33.3 MHZ
			• 1/5.5: Sensor cannot have pixel clock greater than (DSPCLK/3)/5.5 = 27.2 MHZ
			• 1/6.5: Sensor cannot have pixel clock greater than (DSPCLK/3)/6.5 = 23 MHZ
			Depending on the sensor speed, it is advised to apply the highest possible divisor value in this field.
		0	1/2 (one half)
		1h	1/3.5 (one thirdhalf)
		2h	1/4.5 (one fourthhalf)
		3h	1/5.5 (one fifthhalf)
		4h	1/6.5 (one sixthhalf)
		5h-7h	Reserved
15	VPEN		Video port enable.
		0	Disable
		1	Enable
14-12	VPIN	0-7h	Video port input select (10-bit input).
		0	Bits 15-6
		1h	Bits 14-5
		2h	Bits 13-4
		3h	Bits 12-3
		4h	Bits 11-2
		5h	Bits 10-1
		6h	Bits 9-0
		7h	Reserved
11-0	Reserved	0	Reserved



6.1.22 Data Reformatter/Video Input Interface Horizontal Information Register (FMT_HORZ)

The data reformatter/video input interface horizontal information register (FMT_HORZ) is shown in Figure 77 and described in Table 57.

Figure 77. Data Reformatter/Video Input Interface Horizontal Information Register (FMT_HORZ)

31	29	28		16
Re	eserved		FMTSPH	
	R-0		R/W-0	
15	13	12		0
Re	eserved		FMTLNH	
R-0			R/W-0	

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

Table 57. Data Reformatter/Video Input Interface Horizontal Information Register (FMT_HORZ) Field Descriptions

Bit	Field	Value	Description
31-29	Reserved	0	Reserved
28-16	FMTSPH	0-1FFFh	Start pixel horizontal from the start of HD.
15-13	Reserved	0	Reserved
12-0	FMTLNH	0-1FFFh	Number of pixels in the horizontal direction.

6.1.23 Data Reformatter/Video Input Interface Vertical Information Register (FMT_VERT)

The data reformatter/video input interface vertical information register (FMT_VERT) is shown in Figure 78 and described in Table 58.

Figure 78. Data Reformatter/Video Input Interface Vertical Information Register (FMT_VERT)

31	29	28		16
Re	eserved		FMTSLV	
	R-0		R/W-0	
15	13	12		0
Re	eserved		FMTLNV	
	R-0		R/W-0	

Table 58. Data Reformatter/Video Input Interface Vertical Information Register (FMT_VERT) Field Descriptions

Bit	Field	Value	Description
31-29	Reserved	0	Reserved
28-16	FMTSLV	0-1FFFh	Start line from the start of VD.
15-13	Reserved	0	Reserved
12-0	FMTLNV	0-1FFFh	Number of lines in the vertical direction.



6.1.24 Video Port Output Settings Register (VP_OUT)

The video port output settings register (VP_OUT) is shown in Figure 79 and described in Table 59.

Figure 79. Video Port Output Settings Register (VP_OUT)

31	30			17	16
Reserved	VERT_NUM				HORZ_NUM
R-0	R/W-0				R/W-0
15		4	3		0
	HORZ_NUM			HORZ_S	Γ
	R/W-0			R/\/\-0	

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

Table 59. Video Port Output Settings Register (VP_OUT) Field Descriptions

Bit	Field	Value	Description
31	Reserved	0	Reserved
30-17	VERT_NUM	0-3FFFh	Number of vertical lines to clock out the video port. The video port output is the input to the preview engine, H3A, and histogram modules (if selected for each module).
			The number of lines that can be clocked out of the video port should be at least 1 line less than the number of lines input from the sensor.
			The video port output VSYNC is generated right from the first video port input VSYNC itself.
16-4	HORZ_NUM	0-1FFFh	Number of horizontal pixels to clock out the video port.
3-0	HORZ_ST	0-Fh	Horizontal start pixel in each output line. Maximum offset allowed is 15, the video port output HSYNC is generated from this position for each line. In order to be able to select an offset higher than 15, the input settings to the data reformatter should be configured appropriately. The purpose of this parameter is to allow for sensors that can read out a parallelogram image rather than a rectangular image.



6.2 Resizer Registers

Table 60 lists the memory-mapped registers for the resizer. See the device-specific data manual for the memory address of these registers.

Table 60. Resizer Registers

Offset	Acronym	Register Description	Section
C00h	PID	Peripheral revision and class information register	Section 6.2.1
C04h	PCR	Peripheral control register	Section 6.2.2
C08h	RSZ_CNT	Resizer control bits register	Section 6.2.3
C0Ch	OUT_SIZE	Output width and height after resizing register	Section 6.2.4
C10h	IN_START	Input starting information register	Section 6.2.5
C14h	IN_SIZE	Input width and height before resizing register	Section 6.2.6
C18h	SDR_INADD	Input SDRAM address register	Section 6.2.7
C1Ch	SDR_INOFF	SDRAM offset for the input line register	Section 6.2.8
C20h	SDR_OUTADD	Output SDRAM address register	Section 6.2.9
C24h	SDR_OUTOFF	SDRAM offset for the output line register	Section 6.2.10
C28h	HFILT10	Horizontal filter coefficients 1 and 0 register	Section 6.2.11
C2Ch	HFILT32	Horizontal filter coefficients 3 and 2 register	Section 6.2.11
C30h	HFILT54	Horizontal filter coefficients 5 and 4 register	Section 6.2.11
C34h	HFILT76	Horizontal filter coefficients 7 and 6 register	Section 6.2.11
C38h	HFILT98	Horizontal filter coefficients 9 and 8 register	Section 6.2.11
C3Ch	HFILT1110	Horizontal filter coefficients 11 and 10 register	Section 6.2.11
C40h	HFILT1312	Horizontal filter coefficients 13 and 12 register	Section 6.2.11
C44h	HFILT1514	Horizontal filter coefficients 15 and 14 register	Section 6.2.11
C48h	HFILT1716	Horizontal filter coefficients 17 and 16 register	Section 6.2.11
C4Ch	HFILT1918	Horizontal filter coefficients 19 and 18 register	Section 6.2.11
C50h	HFILT2120	Horizontal filter coefficients 21 and 20 register	Section 6.2.11
C54h	HFILT2322	Horizontal filter coefficients 23 and 22 register	Section 6.2.11
C58h	HFILT2524	Horizontal filter coefficients 25 and 24 register	Section 6.2.11
C5Ch	HFILT2726	Horizontal filter coefficients 27 and 26 register	Section 6.2.11
C60h	HFILT2928	Horizontal filter coefficients 29 and 28 register	Section 6.2.11
C64h	HFILT3130	Horizontal filter coefficients 31 and 30 register	Section 6.2.11
C68h	VFILT10	Vertical filter coefficients 1 and 0 register	Section 6.2.12
C6Ch	VFILT32	Vertical filter coefficients 3 and 2 register	Section 6.2.12
C70h	VFILT54	Vertical filter coefficients 5 and 4 register	Section 6.2.12
C74h	VFILT76	Vertical filter coefficients 7 and 6 register	Section 6.2.12
C78h	VFILT98	Vertical filter coefficients 9 and 8 register	Section 6.2.12
C7Ch	VFILT1110	Vertical filter coefficients 11 and 10 register	Section 6.2.12
C80h	VFILT1312	Vertical filter coefficients 13 and 12 register	Section 6.2.12
C84h	VFILT1514	Vertical filter coefficients 15 and 14 register	Section 6.2.12
C88h	VFILT1716	Vertical filter coefficients 17 and 16 register	Section 6.2.12
C8Ch	VFILT1918	Vertical filter coefficients 19 and 18 register	Section 6.2.12
C90h	VFILT2120	Vertical filter coefficients 21 and 20 register	Section 6.2.12
C94h	VFILT2322	Vertical filter coefficients 23 and 22 register	Section 6.2.12
C98h	VFILT2524	Vertical filter coefficients 25 and 24 register	Section 6.2.12
C9Ch	VFILT2726	Vertical filter coefficients 27 and 26 register	Section 6.2.12
CA0h	VFILT2928	Vertical filter coefficients 29 and 28 register	Section 6.2.12
CA4h	VFILT3130	Vertical filter coefficients 31 and 30 register	Section 6.2.12
CA8h	YENH	Luminance enhancer register	Section 6.2.13



6.2.1 Peripheral Revision and Class Information Register (PID)

The peripheral revision and class information register (PID) is shown in Figure 80 and described in Table 61.

Figure 80. Peripheral Revision and Class Information Register (PID)

31		24	23		16
	Reserved			TID	
	R-0			R-10h	
15		8	7		0
	CID			PREV	
	R-FEh			R-0	

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

Table 61. Peripheral Revision and Class Information Register (PID) Field Descriptions

Bit	Field	Value	Description
31-24	Reserved	0	Reserved
23-16	TID		Peripheral identification
		10h	Resizer module
15-8	CID		Class identification
		FEh	Video processing front end
7-0	PREV		Peripheral revision number
		0	Current revision

6.2.2 Peripheral Control Register (PCR)

The peripheral control register (PCR) is shown in Figure 81 and described in Table 62.

Figure 81. Peripheral Control Register (PCR)




Table 62. Peripheral Control Register (PCR) Field Descriptions

Bit	Field	Value	Description
31-2	Reserved	0	Reserved
1	BUSY		Busy bit
		0	Resizer module is not busy.
		1	Resizer module is busy.
0	ENABLE		Enable. Resizer always operates in one-shot mode; programmer must enable resizer for each frame that needs to be resized. Enable bit is reset to 0 once the BUSY bit turns to 1. The ENABLE bit must be the last field written to resize a frame. The ENABLE bit can be written when the resizer is busy.
		0	Disable resizer module.
		1	Enable resizer module.



6.2.3 Resizer Control Bits Register (RSZ_CNT)

The resizer control bits register (RSZ_CNT) is shown in Figure 82 and described in Table 63.

Figure 82. Resizer Control Bits Register (RSZ_CNT)

31 30	29	28	27	26	25	23	22	20	19	16
Reserved	CBILIN	INPSRC	INPTYP	YCPOS	VST	PH	HS ⁻	TPH	VR	SZ
R-0 R/W-0 R/W-0		R/W-0	R/W-0	R/W-0		R/W-0		R/W	-255	
15	15 10		9							0
	VRSZ			HR	SZ					
	R/W-FFh				R/W-	FFh				

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

Table 63. Resizer Control Bits Register (RSZ_CNT) Field Descriptions

Bit	Field	Value	Description
31-30	Reserved	0	Reserved
29	CBILIN		Chrominance horizontal algorithm.
		0	Same as luminance processing
		1	Bilinear interpolation
28	INPSRC		Input source
		0	Preview engine
		1	SDRAM
27	INPTYP		Input type
		0	YUV422 color interleaved
		1	Color separate (8-bit data)
26	YCPOS		Luminance and chrominance position in 16-bit word
		0	YC
		1	CY
25-23	VSTPH	0-7h	Vertical starting phase (0-7)
22-20	HSTPH	0-7h	Horizontal starting phase (0-7)
19-10	VRSZ	0-3FFh	Vertical resizing value (range from 64-1024) plus 1. Vertical resizing ratio is 256/VRSZ.
9-0	HRSZ	0-3FFh	Horizontal resizing value (range from 64-1024) plus 1. Horizontal resizing ratio is 256/HRSZ.



6.2.4 Output Width and Height After Resizing Register (OUT_SIZE)

The output width and height after resizing register (OUT_SIZE) is shown in Figure 83 and described in Table 64.

Figure 83. Output Width and Height After Resizing Register (OUT_SIZE)

31		27	26		16
	Reserved			VERT	
	R-0			R/W-0	
15		11	10		0
	Reserved			HORZ	
	R-0			R/W-0	

Table 64. Output Width and Height After Resizing Register (OUT_SIZE) Field Descriptions

Bit	Field	Value	Description
31-27	Reserved	0	Reserved
26-16	VERT	0-7FFh	Output height (in the vertical direction)
15-11	Reserved	0	Reserved
10-0	HORZ	0-7FFh	Output width (in the horizontal direction). The maximum output width cannot be greater than 1280 pixels wide (640, if downsampling greater than 2 is used with 7 filter taps).
			This value must be even and the number of bytes written to SDRAM must be a multiple of 16-bytes, if the vertical resizing factor is greater than $1 \times$ (upsizing).



6.2.5 Input Starting Information Register (IN_START)

The input starting information register (IN_START) is shown in Figure 84 and described in Table 65.

Figure 84. Input Starting Information Register (IN_START)

31	29	28		16
Res	served		VERT_ST	
I	R-0		R/W-0	
15	13	12		0
Res	served		HORZ_ST	

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

Table 65. Input Starting Information Register (IN_START) Field Descriptions

Bit	Field	Value	Description	
31-29	Reserved	0	Reserved	
28-16	VERT_ST	0-1FFFh	Vertical starting line. This field makes sense when the resizer obtains its input from the preview engine. When the resizer gets its input from SDRAM, this field must be cleared to 0.	
15-13	Reserved	0	Reserved	
12-0	HORZ_ST	0-1FFFh	Horizontal starting pixel. This field makes sense when the resizer obtains its input from the preview engine. When the resizer gets its input from SDRAM, this field must be set to ≤15 for YUV 16-bit data and ≤31 for 8-bit color separate data.	
			Horizontal starting pixel value is in number of pixels, if input is from SDRAM.	
			If the input to the resizer is from CCD controller/preview engine, this field needs to be programmed as follows:	
			Program this field using number of bytes (twice number of pixels).	
			2. Change the lowest bit to reflect start position in pixels (effectively change from a value 0 to a value 1, if required).	



6.2.6 Input Width and Height Before Resizing Register (IN_SIZE)

The input width and height before resizing register (IN_SIZE) is shown in Figure 85 and described in Table 66.

Figure 85. Input Width and Height Before Resizing Register (IN_SIZE)

31	29	28		16
Rese	erved		VERT	
R-	-0		R/W-0	
15	13	12		0
Rese	erved		HORZ	
R-	-0		R/W-0	

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset


Table 66. Input Width and Height Before Resizing Register (IN_SIZE) Field Descriptions

Bit	Field	Value	Description
31-29	Reserved	0	Reserved
28-16	VERT	0-1FFFh	Input height (in the vertical direction).
15-13	Reserved	0	Reserved
12-0	HORZ	0-1FFFh	Input width (in the horizontal direction).

6.2.7 Input SDRAM Address Register (SDR_INADD)

The input SDRAM address register (SDR_INADD) is shown in Figure 86 and described in Table 67.

Figure 86. Input SDRAM Address Register (SDR_INADD)



LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

Table 67. Input SDRAM Address Register (SDR_INADD) Field Descriptions


Bit	Field	Value	Description
31-0	SDR_INADD	0-FFFF FFFFh	Input SDRAM address. The 5 LSBs are forced to be zeros by the hardware to align on a 32-byte boundary; the 5 LSBs are read-only. This field must be programmed to be 0, if the resizer input is from preview engine/CCD controller. This field can be altered even when the resizer is busy. Change will take place only for the next frame. However, note that reading this register will always give the latest value.



6.2.8 SDRAM Offset for the Input Line Register (SDR_INOFF)

The SDRAM offset for the input line register (SDR_INOFF) is shown in Figure 87 and described in Table 68.

Figure 87. SDRAM Offset for the Input Line Register (SDR_INOFF)



LEGEND: R/W = Read/Write; R = Read only; -n = value after reset


Table 68. SDRAM Offset for the Input Line Register (SDR_INOFF) Field Descriptions

Bit	Field	Value	Description
31-16	Reserved	0	Reserved
15-0	OFFSET	0-FFFFh	Byte offset of each line in the SDRAM address. The 5 LSBs are forced to be zeros by the hardware to align on a 32-byte boundary; the 5 LSBs are read-only. This field must be programmed to be 0, if the resizer input is from preview engine/CCD controller. This field can be altered even when the resizer is busy. Change will take place only for the next frame. However, note that reading this register will always give the latest value.

6.2.9 Output SDRAM Address Register (SDR_OUTADD)

The output SDRAM address register (SDR_OUTADD) is shown in Figure 88 and described in Table 69.

Figure 88. Output SDRAM Address Register (SDR_OUTADD)



LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

Table 69. Output SDRAM Address Register (SDR_OUTADD) Field Descriptions


Bit	Field	Value	Description
31-0	SDR_OUTADD	0-FFFF FFFFh	Output SDRAM address. The 5 LSBs are treated as zeroes; should be on a 32-byte boundary. This field can be altered even when the resizer is busy. Change will take place only for the next frame. However, note that reading this register will always give the latest value.



6.2.10 SDRAM Offset for the Output Line Register (SDR_OUTOFF)

The SDRAM offset for the output line register (SDR_OUTOFF) is shown in Figure 89 and described in Table 70.

Figure 89. SDRAM Offset for the Output Line Register (SDR_OUTOFF)



LEGEND: R/W = Read/Write; R = Read only; -n = value after reset


Table 70. SDRAM Offset for the Output Line Register (SDR_OUTOFF) Field Descriptions

Bit	Field	Value	Description
31-16	Reserved	0	Reserved
15-0	OFFSET	0-FFFFh	Offset of each line in the SDRAM address. The 5 LSBs are treated as zeroes; should be on a 32-byte boundary. This field can be altered even when the resizer is busy. Change will take place only for the next frame. However, note that reading this register will always give the latest value.

6.2.11 Horizontal Filter Coefficients Register (HFILToe)

The horizontal filter coefficients register (HFILToe) is shown in Figure 90 and described in Table 71.

Figure 90. Horizontal Filter Coefficients Register (HFILToe)



LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

Table 71. Horizontal Filter Coefficients Register (HFILToe) Field Descriptions

Bit	Field	Value	Description
31-26	Reserved	0	Reserved
25-16	COEFo	0-3FFh	Coefficient - Phase 0, tap o (S10Q8 format: range of -2 to 1.255/256, 1 is 100h).
15-10	Reserved	0	Reserved
9-0	COEFe	0-3FFh	Coefficient - Phase 0, tap e (S10Q8 format: range of -2 to 1.255/256, 1 is 100h).



6.2.12 Vertical Filter Coefficients Register (VFILToe)

The Vertical Filter Coefficients register (VFILToe) is shown in Figure 91 and described in Table 72.

Figure 91. Vertical Filter Coefficients Register (VFILToe)

31		26	25		16
	Reserved		COEFo		
	R-0			R/W-0	
15		10	9		0
	Reserved			COEFe	
	R-0			R/W-0	

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset


Table 72. Vertical Filter Coefficients Register (VFILToe) Field Descriptions

Bit	Field	Value	Description
31-26	Reserved	0	Reserved
25-16	COEFo	0-3FFh	Coefficient - Phase 0, tap o (S10Q8 format: range of -2 to 1.255/256, 1 is 100h).
15-10	Reserved	0	Reserved
9-0	COEFe	0-3FFh	Coefficient - Phase 0, tap e (S10Q8 format: range of -2 to 1.255/256, 1 is 100h).

6.2.13 Luminance Enhancer Register (YENH)

The luminance enhancer register (YENH) is shown in Figure 92 and described in Table 73.

Figure 92. Luminance Enhancer Register (YENH)



LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

Table 73. Luminance Enhancer Register (YENH) Field Descriptions

Bit	Field	Value	Description	
31-18	Reserved	0	Reserved	
17-16	ALGO	0-3h	Luminance Algorithm. hpgain = ($ HPF(Y) $ - CORE) × SLOP, saturate hpgain between 0 and gai Y' = Y + ($HPF(Y) \times hpgain + 8$) >> 4, saturate Y' between 0 and 255.	
		0	Disable	
		1h	[-1 2 -1]/2 HPF	
		2h	[-1 -2 6 -2 -1]/4 HPF	
		3h	Reserved	
15-12	GAIN	0-Fh	Max gain (U4Q4)	
11-8	SLOP	0-Fh	Slope (U4Q4)	
7-0	CORE	0-FFh	Coring offset (U8Q0)	



IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

TI products are not authorized for use in safety-critical applications (such as life support) where a failure of the TI product would reasonably be expected to cause severe personal injury or death, unless officers of the parties have executed an agreement specifically governing such use. Buyers represent that they have all necessary expertise in the safety and regulatory ramifications of their applications, and acknowledge and agree that they are solely responsible for all legal, regulatory and safety-related requirements concerning their products and any use of TI products in such safety-critical applications, notwithstanding any applications-related information or support that may be provided by TI. Further, Buyers must fully indemnify TI and its representatives against any damages arising out of the use of TI products in such safety-critical applications.

TI products are neither designed nor intended for use in military/aerospace applications or environments unless the TI products are specifically designated by TI as military-grade or "enhanced plastic." Only products designated by TI as military-grade meet military specifications. Buyers acknowledge and agree that any such use of TI products which TI has not designated as military-grade is solely at the Buyer's risk, and that they are solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI products are neither designed nor intended for use in automotive applications or environments unless the specific TI products are designated by TI as compliant with ISO/TS 16949 requirements. Buyers acknowledge and agree that, if they use any non-designated products in automotive applications, TI will not be responsible for any failure to meet such requirements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

Products		Applications	
Amplifiers	amplifier.ti.com	Audio	www.ti.com/audio
Data Converters	dataconverter.ti.com	Automotive	www.ti.com/automotive
DSP	dsp.ti.com	Broadband	www.ti.com/broadband
Interface	interface.ti.com	Digital Control	www.ti.com/digitalcontrol
Logic	logic.ti.com	Military	www.ti.com/military
Power Mgmt	power.ti.com	Optical Networking	www.ti.com/opticalnetwork
Microcontrollers	microcontroller.ti.com	Security	www.ti.com/security
Low Power Wireless	www.ti.com/lpw	Telephony	www.ti.com/telephony
		Video & Imaging	www.ti.com/video
		Wireless	www.ti.com/wireless

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2007, Texas Instruments Incorporated