
# ECE 745

#### **ASIC Verification**



#### Lab 1 Assignment – I2CMB With Wishbone Interface





### Provided in Assignment

- Directory structure
- Design Specification
- Top level module that Instantiates:
  - DUT: I2CMB
  - Wishbone Interface, wb\_if
- Makefile for compilation and simulation
- Waveform format file, wave.do




#### **Project Instructions**

- Copy ece745\_projects into your work area
- Cd into ece745\_projects/project\_benches/lab\_1/sim directory
- Run simulation using 'make debug'
- Add initial block named clk\_gen that generates a 10ns clock
- Add initial block named rst\_gen that generates a 113ns reset
- Add initial block named wb\_monitoring that
  - Calls master\_monitor task within wb\_if
  - Uses \$display to print observed transfers in transcript
- Add initial block named test\_flow that performs the steps in example one and example three of the design specification examples in chapter six



# Lab Result Signaling – Zoomed In





# Lab Result Signaling – Zoomed Out

