

x86 Instruction Set Reference

Derived from the September 2014 version of the *Intel® 64 and IA-32 Architectures Software Developer's Manual*, volumes 2A and 2B.

More info at zneak/x86doc

This reference is not perfect. It's been mechanically separated into distinct files by a dumb script. It may be enough to replace the official documentation on your weekend reverse engineering project, but in doubt, go get the official and freely available documentation.

[Download documentation set](#)

| | |
|---------------------------------|--|
| AAA | ASCII Adjust After Addition |
| AAD | ASCII Adjust AX Before Division |
| AAM | ASCII Adjust AX After Multiply |
| AAS | ASCII Adjust AL After Subtraction |
| ADC | Add with Carry |
| ADCX | Unsigned Integer Addition of Two Operands with Carry Flag |
| ADD | Add |
| ADDPD | Add Packed Double-Precision Floating-Point Values |
| ADDPs | Add Packed Single-Precision Floating-Point Values |
| ADDSD | Add Scalar Double-Precision Floating-Point Values |
| ADDSS | Add Scalar Single-Precision Floating-Point Values |
| ADDSUBPD | Packed Double-FP Add/Subtract |
| ADDSUBPS | Packed Single-FP Add/Subtract |
| ADOX | Unsigned Integer Addition of Two Operands with Overflow Flag |
| AESDEC | Perform One Round of an AES Decryption Flow |
| AESDECLAST | Perform Last Round of an AES Decryption Flow |
| AESENC | Perform One Round of an AES Encryption Flow |
| AESENCLAST | Perform Last Round of an AES Encryption Flow |
| AESIMC | Perform the AES InvMixColumn Transformation |
| AESKEYGENASSIST | AES Round Key Generation Assist |
| AND | Logical AND |
| ANDN | Logical AND NOT |
| ANDNPD | Bitwise Logical AND NOT of Packed Double-Precision Floating-Point Values |
| ANDNPS | Bitwise Logical AND NOT of Packed Single-Precision Floating-Point Values |
| ANDPD | Bitwise Logical AND of Packed Double-Precision Floating-Point Values |
| ANDPS | Bitwise Logical AND of Packed Single-Precision Floating-Point Values |
| ARPL | Adjust RPL Field of Segment Selector |
| BEXTR | Bit Field Extract |
| BLENDPD | Blend Packed Double Precision Floating-Point Values |
| BLENDPS | Blend Packed Single Precision Floating-Point Values |
| BLENDVPD | Variable Blend Packed Double Precision Floating-Point Values |
| BLENDVPS | Variable Blend Packed Single Precision Floating-Point Values |
| BLSI | Extract Lowest Set Isolated Bit |
| BLSMSK | Get Mask Up to Lowest Set Bit |
| BLSR | Reset Lowest Set Bit |
| BOUND | Check Array Index Against Bounds |
| BSF | Bit Scan Forward |
| BSR | Bit Scan Reverse |
| BSWAP | Byte Swap |
| BT | Bit Test |

| | |
|----------------------------|--|
| BTC | Bit Test and Complement |
| BTR | Bit Test and Reset |
| BTS | Bit Test and Set |
| BZHI | Zero High Bits Starting with Specified Bit Position |
| CALL | Call Procedure |
| CBW | Convert Byte to Word/Convert Word to Doubleword/Convert Doubleword to Quadword |
| CDQ | Convert Word to Doubleword/Convert Doubleword to Quadword |
| CDOE | Convert Byte to Word/Convert Word to Doubleword/Convert Doubleword to Quadword |
| CLAC | Clear AC Flag in EFLAGS Register |
| CLC | Clear Carry Flag |
| CLD | Clear Direction Flag |
| CLFLUSH | Flush Cache Line |
| CLI | Clear Interrupt Flag |
| CLTS | Clear Task-Switched Flag in CR0 |
| CMC | Complement Carry Flag |
| CMOVcc | Conditional Move |
| CMP | Compare Two Operands |
| CMPPD | Compare Packed Double-Precision Floating-Point Values |
| CMPPS | Compare Packed Single-Precision Floating-Point Values |
| CMPS | Compare String Operands |
| CMPSB | Compare String Operands |
| CMPSD | Compare String Operands |
| CMPSD | Compare Scalar Double-Precision Floating-Point Values |
| CMPSQ | Compare String Operands |
| CMPSS | Compare Scalar Single-Precision Floating-Point Values |
| CMPSW | Compare String Operands |
| CMPXCHG | Compare and Exchange |
| CMPXCHG16B | Compare and Exchange Bytes |
| CMPXCHG8B | Compare and Exchange Bytes |
| COMISD | Compare Scalar Ordered Double-Precision Floating-Point Values and Set EFLAGS |
| COMISS | Compare Scalar Ordered Single-Precision Floating-Point Values and Set EFLAGS |
| CUID | CPU Identification |
| CQO | Convert Word to Doubleword/Convert Doubleword to Quadword |
| CRC32 | Accumulate CRC32 Value |
| CVTDQ2PD | Convert Packed Dword Integers to Packed Double-Precision FP Values |
| CVTDQ2PS | Convert Packed Dword Integers to Packed Single-Precision FP Values |
| CVTPD2DQ | Convert Packed Double-Precision FP Values to Packed Dword Integers |
| CVTPD2PI | Convert Packed Double-Precision FP Values to Packed Dword Integers |
| CVTPD2PS | Convert Packed Double-Precision FP Values to Packed Single-Precision FP Values |
| CVTPI2PD | Convert Packed Dword Integers to Packed Double-Precision FP Values |
| CVTPI2PS | Convert Packed Dword Integers to Packed Single-Precision FP Values |
| CVTPS2DQ | Convert Packed Single-Precision FP Values to Packed Dword Integers |
| CVTPS2PD | Convert Packed Single-Precision FP Values to Packed Double-Precision FP Values |
| CVTPS2PI | Convert Packed Single-Precision FP Values to Packed Dword Integers |
| CVTSD2SI | Convert Scalar Double-Precision FP Value to Integer |
| CVTSD2SS | Convert Scalar Double-Precision FP Value to Scalar Single-Precision FP Value |
| CVTSI2SD | Convert Dword Integer to Scalar Double-Precision FP Value |
| CVTSI2SS | Convert Dword Integer to Scalar Single-Precision FP Value |
| CVTSS2SD | Convert Scalar Single-Precision FP Value to Scalar Double-Precision FP Value |

| | |
|---------------------------|--|
| CVTSS2SI | Convert Scalar Single-Precision FP Value to Dword Integer |
| CVTTPD2DQ | Convert with Truncation Packed Double-Precision FP Values to Packed Dword Integers |
| CVTTPD2PI | Convert with Truncation Packed Double-Precision FP Values to Packed Dword Integers |
| CVTTPS2DQ | Convert with Truncation Packed Single-Precision FP Values to Packed Dword Integers |
| CVTTPS2PI | Convert with Truncation Packed Single-Precision FP Values to Packed Dword Integers |
| CVTTSD2SI | Convert with Truncation Scalar Double-Precision FP Value to Signed Integer |
| CVTTSS2SI | Convert with Truncation Scalar Single-Precision FP Value to Dword Integer |
| CWD | Convert Word to Doubleword/Convert Doubleword to Quadword |
| CWDE | Convert Byte to Word/Convert Word to Doubleword/Convert Doubleword to Quadword |
| DAA | Decimal Adjust AL after Addition |
| DAS | Decimal Adjust AL after Subtraction |
| DEC | Decrement by 1 |
| DIV | Unsigned Divide |
| DIVPD | Divide Packed Double-Precision Floating-Point Values |
| DIVPS | Divide Packed Single-Precision Floating-Point Values |
| DIVSD | Divide Scalar Double-Precision Floating-Point Values |
| DIVSS | Divide Scalar Single-Precision Floating-Point Values |
| DPPD | Dot Product of Packed Double Precision Floating-Point Values |
| DPPS | Dot Product of Packed Single Precision Floating-Point Values |
| EMMS | Empty MMX Technology State |
| ENTER | Make Stack Frame for Procedure Parameters |
| EXTRACTPS | Extract Packed Single Precision Floating-Point Value |
| F2XM1 | Compute $2^x - 1$ |
| FABS | Absolute Value |
| FADD | Add |
| FADDP | Add |
| FBLD | Load Binary Coded Decimal |
| FBSTP | Store BCD Integer and Pop |
| FCHS | Change Sign |
| FCLEX | Clear Exceptions |
| FCMOVcc | Floating-Point Conditional Move |
| FCOM | Compare Floating Point Values |
| FCOMI | Compare Floating Point Values and Set EFLAGS |
| FCOMIP | Compare Floating Point Values and Set EFLAGS |
| FCOMP | Compare Floating Point Values |
| FCOMPP | Compare Floating Point Values |
| FCOS | Cosine |
| FDECSTP | Decrement Stack-Top Pointer |
| FDIV | Divide |
| FDIVP | Divide |
| FDIVR | Reverse Divide |
| FDIVRP | Reverse Divide |
| FFREE | Free Floating-Point Register |
| FIADD | Add |
| FICOM | Compare Integer |
| FICOMP | Compare Integer |
| FIDIV | Divide |
| FIDIVR | Reverse Divide |
| FILD | Load Integer |
| FIMUL | Multiply |

| | |
|--------------------------------|--|
| <u>FINCSTP</u> | Increment Stack-Top Pointer |
| <u>FINIT</u> | Initialize Floating-Point Unit |
| <u>FIST</u> | Store Integer |
| <u>FISTP</u> | Store Integer |
| <u>FISTTP</u> | Store Integer with Truncation |
| <u>FISUB</u> | Subtract |
| <u>FISUBR</u> | Reverse Subtract |
| <u>FLD</u> | Load Floating Point Value |
| <u>FLD1</u> | Load Constant |
| <u>FLDCW</u> | Load x87 FPU Control Word |
| <u>FLDENV</u> | Load x87 FPU Environment |
| <u>FLDL2E</u> | Load Constant |
| <u>FLDL2T</u> | Load Constant |
| <u>FLDLG2</u> | Load Constant |
| <u>FLDLN2</u> | Load Constant |
| <u>FLDPI</u> | Load Constant |
| <u>FLDZ</u> | Load Constant |
| <u>FMUL</u> | Multiply |
| <u>FMULP</u> | Multiply |
| <u>FNCLEX</u> | Clear Exceptions |
| <u>FNINIT</u> | Initialize Floating-Point Unit |
| <u>FNOP</u> | No Operation |
| <u>FNSAVE</u> | Store x87 FPU State |
| <u>FNSTCW</u> | Store x87 FPU Control Word |
| <u>FNSTENV</u> | Store x87 FPU Environment |
| <u>FNSTSW</u> | Store x87 FPU Status Word |
| <u>FPATAN</u> | Partial Arctangent |
| <u>FPREM</u> | Partial Remainder |
| <u>FPREM1</u> | Partial Remainder |
| <u>FPTAN</u> | Partial Tangent |
| <u>FRNDINT</u> | Round to Integer |
| <u>FRSTOR</u> | Restore x87 FPU State |
| <u>FSAVE</u> | Store x87 FPU State |
| <u>FSCALE</u> | Scale |
| <u>FSIN</u> | Sine |
| <u>FSINCOS</u> | Sine and Cosine |
| <u>FSQRT</u> | Square Root |
| <u>FST</u> | Store Floating Point Value |
| <u>FSTCW</u> | Store x87 FPU Control Word |
| <u>FSTENV</u> | Store x87 FPU Environment |
| <u>FSTP</u> | Store Floating Point Value |
| <u>FSTSW</u> | Store x87 FPU Status Word |
| <u>FSUB</u> | Subtract |
| <u>FSUBP</u> | Subtract |
| <u>FSUBR</u> | Reverse Subtract |
| <u>FSUBRP</u> | Reverse Subtract |
| <u>FTST</u> | TEST |
| <u>FUCOM</u> | Unordered Compare Floating Point Values |
| <u>FUCOMI</u> | Compare Floating Point Values and Set EFLAGS |
| <u>FUCOMIP</u> | Compare Floating Point Values and Set EFLAGS |
| <u>FUCOMP</u> | Unordered Compare Floating Point Values |
| <u>FUCOMPP</u> | Unordered Compare Floating Point Values |
| <u>FWAIT</u> | Wait |
| <u>FXAM</u> | Examine ModR/M |
| <u>EXCH</u> | Exchange Register Contents |

| | |
|---|---|
| <u>FXRSTOR</u> | Restore x87 FPU, MMX, XMM, and MXCSR State |
| <u>FXSAVE</u> | Save x87 FPU, MMX Technology, and SSE State |
| <u>EXTRACT</u> | Extract Exponent and Significand |
| <u>FYL2X</u> | Compute $y * \log_2 x$ |
| <u>FYL2XP1</u> | Compute $y * \log_2(x + 1)$ |
| <u>HADDPD</u> | Packed Double-FP Horizontal Add |
| <u>HADDPS</u> | Packed Single-FP Horizontal Add |
| <u>HLT</u> | Halt |
| <u>HSUBPD</u> | Packed Double-FP Horizontal Subtract |
| <u>HSUBPS</u> | Packed Single-FP Horizontal Subtract |
| <u>IDIV</u> | Signed Divide |
| <u>IMUL</u> | Signed Multiply |
| <u>IN</u> | Input from Port |
| <u>INC</u> | Increment by 1 |
| <u>INS</u> | Input from Port to String |
| <u>INSB</u> | Input from Port to String |
| <u>INSD</u> | Input from Port to String |
| <u>INSERTPS</u> | Insert Packed Single Precision Floating-Point Value |
| <u>INSW</u> | Input from Port to String |
| <u>INT 3</u> | Call to Interrupt Procedure |
| <u>INT n</u> | Call to Interrupt Procedure |
| <u>INTO</u> | Call to Interrupt Procedure |
| <u>INVD</u> | Invalidate Internal Caches |
| <u>INVLPG</u> | Invalidate TLB Entries |
| <u>INVPCID</u> | Invalidate Process-Context Identifier |
| <u>IRET</u> | Interrupt Return |
| <u>IRETD</u> | Interrupt Return |
| <u>JMP</u> | Jump |
| <u>Jcc</u> | Jump if Condition Is Met |
| <u>LAHF</u> | Load Status Flags into AH Register |
| <u>LAR</u> | Load Access Rights Byte |
| <u>LDDQU</u> | Load Unaligned Integer 128 Bits |
| <u>LDMXCSR</u> | Load MXCSR Register |
| <u>LDS</u> | Load Far Pointer |
| <u>LEA</u> | Load Effective Address |
| <u>LEAVE</u> | High Level Procedure Exit |
| <u>LES</u> | Load Far Pointer |
| <u>LFENCE</u> | Load Fence |
| <u>LFS</u> | Load Far Pointer |
| <u>LGDT</u> | Load Global/Interrupt Descriptor Table Register |
| <u>LGS</u> | Load Far Pointer |
| <u>LIDT</u> | Load Global/Interrupt Descriptor Table Register |
| <u>LLDT</u> | Load Local Descriptor Table Register |
| <u>LMSW</u> | Load Machine Status Word |
| <u>LOCK</u> | Assert LOCK# Signal Prefix |
| <u>LODS</u> | Load String |
| <u>LODSB</u> | Load String |
| <u>LODSD</u> | Load String |
| <u>LODSQ</u> | Load String |
| <u>LODSW</u> | Load String |
| <u>LOOP</u> | Loop According to ECX Counter |
| <u>LOOPcc</u> | Loop According to ECX Counter |
| <u>LSL</u> | Load Segment Limit |
| <u>LSS</u> | Load Far Pointer |

| | |
|----------------------------|---|
| LTR | Load Task Register |
| LZCNT | Count the Number of Leading Zero Bits |
| MASKMOVDQU | Store Selected Bytes of Double Quadword |
| MASKMOVQ | Store Selected Bytes of Quadword |
| MAXPD | Return Maximum Packed Double-Precision Floating-Point Values |
| MAXPS | Return Maximum Packed Single-Precision Floating-Point Values |
| MAXSD | Return Maximum Scalar Double-Precision Floating-Point Value |
| MAXSS | Return Maximum Scalar Single-Precision Floating-Point Value |
| MFENCE | Memory Fence |
| MINPD | Return Minimum Packed Double-Precision Floating-Point Values |
| MINPS | Return Minimum Packed Single-Precision Floating-Point Values |
| MINSDB | Return Minimum Scalar Double-Precision Floating-Point Value |
| MINSS | Return Minimum Scalar Single-Precision Floating-Point Value |
| MONITOR | Set Up Monitor Address |
| MOV | Move |
| MOV | Move to/from Control Registers |
| MOV | Move to/from Debug Registers |
| MOVAPD | Move Aligned Packed Double-Precision Floating-Point Values |
| MOVAPS | Move Aligned Packed Single-Precision Floating-Point Values |
| MOVBE | Move Data After Swapping Bytes |
| MOVD | Move Doubleword/Move Quadword |
| MOVDDUP | Move One Double-FP and Duplicate |
| MOVDO2Q | Move Quadword from XMM to MMX Technology Register |
| MOVDOQA | Move Aligned Double Quadword |
| MOVDOQU | Move Unaligned Double Quadword |
| MOVHLPD | Move Packed Single-Precision Floating-Point Values High to Low |
| MOVHPD | Move High Packed Double-Precision Floating-Point Value |
| MOVHPS | Move High Packed Single-Precision Floating-Point Values |
| MOVLHPS | Move Packed Single-Precision Floating-Point Values Low to High |
| MOVLDP | Move Low Packed Double-Precision Floating-Point Value |
| MOVLPS | Move Low Packed Single-Precision Floating-Point Values |
| MOVMSKPD | Extract Packed Double-Precision Floating-Point Sign Mask |
| MOVMSKPS | Extract Packed Single-Precision Floating-Point Sign Mask |
| MOVNTDQ | Store Double Quadword Using Non-Temporal Hint |
| MOVNTDQA | Load Double Quadword Non-Temporal Aligned Hint |
| MOVNTI | Store Doubleword Using Non-Temporal Hint |
| MOVNTPD | Store Packed Double-Precision Floating-Point Values Using Non-Temporal Hint |
| MOVNTPS | Store Packed Single-Precision Floating-Point Values Using Non-Temporal Hint |
| MOVNTQ | Store of Quadword Using Non-Temporal Hint |
| MOVQ | Move Doubleword/Move Quadword |
| MOVQ | Move Quadword |
| MOVQ2DQ | Move Quadword from MMX Technology to XMM Register |
| MOVS | Move Data from String to String |
| MOVSB | Move Data from String to String |
| MOVSD | Move Data from String to String |
| MOVSD | Move Scalar Double-Precision Floating-Point Value |
| MOVSHDUP | Move Packed Single-FP High and Duplicate |
| MOVSLDUP | Move Packed Single-FP Low and Duplicate |
| MOVSQ | Move Data from String to String |
| MOVSS | Move Scalar Single-Precision Floating-Point Values |
| MOVSW | Move Data from String to String |
| MOVSB | Move with Sign-Extension |
| MOVSB | Move with Sign-Extension |

| | |
|----------------------------------|--|
| <u>MOVUPD</u> | Move Unaligned Packed Double-Precision Floating-Point Values |
| <u>MOVUPS</u> | Move Unaligned Packed Single-Precision Floating-Point Values |
| <u>MOVZX</u> | Move with Zero-Extend |
| <u>MPSADBW</u> | Compute Multiple Packed Sums of Absolute Difference |
| <u>MUL</u> | Unsigned Multiply |
| <u>MULPD</u> | Multiply Packed Double-Precision Floating-Point Values |
| <u>MULPS</u> | Multiply Packed Single-Precision Floating-Point Values |
| <u>MULSD</u> | Multiply Scalar Double-Precision Floating-Point Values |
| <u>MULSS</u> | Multiply Scalar Single-Precision Floating-Point Values |
| <u>MWAIT</u> | Monitor Wait |
| <u>MULX</u> | Unsigned Multiply Without Affecting Flags |
| <u>MWAIT</u> | Monitor Wait |
| <u>NEG</u> | Two's Complement Negation |
| <u>NOP</u> | No Operation |
| <u>NOT</u> | One's Complement Negation |
| <u>OR</u> | Logical Inclusive OR |
| <u>ORPD</u> | Bitwise Logical OR of Double-Precision Floating-Point Values |
| <u>ORPS</u> | Bitwise Logical OR of Single-Precision Floating-Point Values |
| <u>OUT</u> | Output to Port |
| <u>OUTS</u> | Output String to Port |
| <u>OUTSB</u> | Output String to Port |
| <u>OUTSD</u> | Output String to Port |
| <u>OUTSW</u> | Output String to Port |
| <u>PABSB</u> | Packed Absolute Value |
| <u>PABSD</u> | Packed Absolute Value |
| <u>PABSW</u> | Packed Absolute Value |
| <u>PACKSSDW</u> | Pack with Signed Saturation |
| <u>PACKSSWB</u> | Pack with Signed Saturation |
| <u>PACKUSDW</u> | Pack with Unsigned Saturation |
| <u>PACKUSWB</u> | Pack with Unsigned Saturation |
| <u>PADDB</u> | Add Packed Integers |
| <u>PADD</u> | Add Packed Integers |
| <u>PADDQ</u> | Add Packed Quadword Integers |
| <u>PADDSB</u> | Add Packed Signed Integers with Signed Saturation |
| <u>PADDSW</u> | Add Packed Signed Integers with Signed Saturation |
| <u>PADDUSB</u> | Add Packed Unsigned Integers with Unsigned Saturation |
| <u>PADDUSW</u> | Add Packed Unsigned Integers with Unsigned Saturation |
| <u>PADDW</u> | Add Packed Integers |
| <u>PALIGNR</u> | Packed Align Right |
| <u>PAND</u> | Logical AND |
| <u>PANDN</u> | Logical AND NOT |
| <u>PAUSE</u> | Spin Loop Hint |
| <u>PAVGB</u> | Average Packed Integers |
| <u>PAVGW</u> | Average Packed Integers |
| <u>PBLENDVB</u> | Variable Blend Packed Bytes |
| <u>PBLENDW</u> | Blend Packed Words |
| <u>PCLMULODQ</u> | Carry-Less Multiplication Quadword |
| <u>PCMPEQB</u> | Compare Packed Data for Equal |
| <u>PCMPEQD</u> | Compare Packed Data for Equal |
| <u>PCMPEQQ</u> | Compare Packed Qword Data for Equal |
| <u>PCMPEQW</u> | Compare Packed Data for Equal |
| <u>PCMPESTRI</u> | Packed Compare Explicit Length Strings, Return Index |
| <u>PCMPESTRM</u> | Packed Compare Explicit Length Strings, Return Mask |
| <u>PCMPGTB</u> | Compare Packed Signed Integers for Greater Than |
| <u>PCMPGTD</u> | Compare Packed Signed Integers for Greater Than |

| | |
|------------------------------------|---|
| <u>PCMPGTO</u> | Compare Packed Data for Greater Than |
| <u>PCMPGTW</u> | Compare Packed Signed Integers for Greater Than |
| <u>PCMPISTRI</u> | Packed Compare Implicit Length Strings, Return Index |
| <u>PCMPISTRM</u> | Packed Compare Implicit Length Strings, Return Mask |
| <u>PDEP</u> | Parallel Bits Deposit |
| <u>PEXT</u> | Parallel Bits Extract |
| <u>PEXTRB</u> | Extract Byte/Dword/Qword |
| <u>PEXTRD</u> | Extract Byte/Dword/Qword |
| <u>PEXTRQ</u> | Extract Byte/Dword/Qword |
| <u>PEXTRW</u> | Extract Word |
| <u>PHADD</u> | Packed Horizontal Add |
| <u>PHADDSW</u> | Packed Horizontal Add and Saturate |
| <u>PHADDW</u> | Packed Horizontal Add |
| <u>PHMINPOSUW</u> | Packed Horizontal Word Minimum |
| <u>PHSUBD</u> | Packed Horizontal Subtract |
| <u>PHSUBSW</u> | Packed Horizontal Subtract and Saturate |
| <u>PHSUBW</u> | Packed Horizontal Subtract |
| <u>PINSRB</u> | Insert Byte/Dword/Qword |
| <u>PINSRD</u> | Insert Byte/Dword/Qword |
| <u>PINSRQ</u> | Insert Byte/Dword/Qword |
| <u>PINSRW</u> | Insert Word |
| <u>PMADDUBSW</u> | Multiply and Add Packed Signed and Unsigned Bytes |
| <u>PMADDWD</u> | Multiply and Add Packed Integers |
| <u>PMAXS</u> | Maximum of Packed Signed Byte Integers |
| <u>PMAXSD</u> | Maximum of Packed Signed Dword Integers |
| <u>PMAXSW</u> | Maximum of Packed Signed Word Integers |
| <u>PMAXUB</u> | Maximum of Packed Unsigned Byte Integers |
| <u>PMAXUD</u> | Maximum of Packed Unsigned Dword Integers |
| <u>PMAXUW</u> | Maximum of Packed Word Integers |
| <u>PMINSB</u> | Minimum of Packed Signed Byte Integers |
| <u>PMINSD</u> | Minimum of Packed Dword Integers |
| <u>PMINSW</u> | Minimum of Packed Signed Word Integers |
| <u>PMINUB</u> | Minimum of Packed Unsigned Byte Integers |
| <u>PMINUD</u> | Minimum of Packed Dword Integers |
| <u>PMINUW</u> | Minimum of Packed Word Integers |
| <u>PMOVMASKB</u> | Move Byte Mask |
| <u>PMOVXS</u> | Packed Move with Sign Extend |
| <u>PMOVZX</u> | Packed Move with Zero Extend |
| <u>PMULDQ</u> | Multiply Packed Signed Dword Integers |
| <u>PMULHSW</u> | Packed Multiply High with Round and Scale |
| <u>PMULHUW</u> | Multiply Packed Unsigned Integers and Store High Result |
| <u>PMULHW</u> | Multiply Packed Signed Integers and Store High Result |
| <u>PMULLD</u> | Multiply Packed Signed Dword Integers and Store Low Result |
| <u>PMULLW</u> | Multiply Packed Signed Integers and Store Low Result |
| <u>PMULUDQ</u> | Multiply Packed Unsigned Doubleword Integers |
| <u>POP</u> | Pop a Value from the Stack |
| <u>POPA</u> | Pop All General-Purpose Registers |
| <u>POPAD</u> | Pop All General-Purpose Registers |
| <u>POPCNT</u> | Return the Count of Number of Bits Set to 1 |
| <u>POPE</u> | Pop Stack into EFLAGS Register |
| <u>POPFD</u> | Pop Stack into EFLAGS Register |
| <u>POPFQ</u> | Pop Stack into EFLAGS Register |
| <u>POR</u> | Bitwise Logical OR |
| <u>PREFETCHW</u> | Prefetch Data into Caches in Anticipation of a Write |
| <u>PREFETCHWT1</u> | Prefetch Vector Data Into Caches with Intent to Write and T1 Hint |

| | |
|-----------------------------------|--|
| <u>PREFETCHh</u> | Prefetch Data Into Caches |
| <u>PSADBW</u> | Compute Sum of Absolute Differences |
| <u>PSHUFB</u> | Packed Shuffle Bytes |
| <u>PSHUFD</u> | Shuffle Packed Doublewords |
| <u>PSHUFW</u> | Shuffle Packed High Words |
| <u>PSHUFLW</u> | Shuffle Packed Low Words |
| <u>PSHUFW</u> | Shuffle Packed Words |
| <u>PSIGNB</u> | Packed SIGN |
| <u>PSIGND</u> | Packed SIGN |
| <u>PSIGNW</u> | Packed SIGN |
| <u>PSLLD</u> | Shift Packed Data Left Logical |
| <u>PSLLDQ</u> | Shift Double Quadword Left Logical |
| <u>PSLLQ</u> | Shift Packed Data Left Logical |
| <u>PSLLW</u> | Shift Packed Data Left Logical |
| <u>PSRAD</u> | Shift Packed Data Right Arithmetic |
| <u>PSRAW</u> | Shift Packed Data Right Arithmetic |
| <u>PSRLD</u> | Shift Packed Data Right Logical |
| <u>PSRLDQ</u> | Shift Double Quadword Right Logical |
| <u>PSRLQ</u> | Shift Packed Data Right Logical |
| <u>PSRLW</u> | Shift Packed Data Right Logical |
| <u>PSUBB</u> | Subtract Packed Integers |
| <u>PSUBD</u> | Subtract Packed Integers |
| <u>PSUBQ</u> | Subtract Packed Quadword Integers |
| <u>PSUBSB</u> | Subtract Packed Signed Integers with Signed Saturation |
| <u>PSUBSW</u> | Subtract Packed Signed Integers with Signed Saturation |
| <u>PSUBUSB</u> | Subtract Packed Unsigned Integers with Unsigned Saturation |
| <u>PSUBUSW</u> | Subtract Packed Unsigned Integers with Unsigned Saturation |
| <u>PSUBW</u> | Subtract Packed Integers |
| <u>PTEST</u> | Logical Compare |
| <u>PUNPCKHBW</u> | Unpack High Data |
| <u>PUNPCKHDQ</u> | Unpack High Data |
| <u>PUNPCKHQDQ</u> | Unpack High Data |
| <u>PUNPCKHWD</u> | Unpack High Data |
| <u>PUNPCKLBW</u> | Unpack Low Data |
| <u>PUNPCKLDQ</u> | Unpack Low Data |
| <u>PUNPCKLODQ</u> | Unpack Low Data |
| <u>PUNPCKLWD</u> | Unpack Low Data |
| <u>PUSH</u> | Push Word, Doubleword or Quadword Onto the Stack |
| <u>PUSHA</u> | Push All General-Purpose Registers |
| <u>PUSHAD</u> | Push All General-Purpose Registers |
| <u>PUSHE</u> | Push EFLAGS Register onto the Stack |
| <u>PUSHFD</u> | Push EFLAGS Register onto the Stack |
| <u>PXOR</u> | Logical Exclusive OR |
| <u>RCL</u> | —Rotate |
| <u>RCPPS</u> | Compute Reciprocals of Packed Single-Precision Floating-Point Values |
| <u>RCPSS</u> | Compute Reciprocal of Scalar Single-Precision Floating-Point Values |
| <u>RCR</u> | —Rotate |
| <u>RDFSBASE</u> | Read FS/GS Segment Base |
| <u>RDGSBASE</u> | Read FS/GS Segment Base |
| <u>RDMSR</u> | Read from Model Specific Register |
| <u>RDPMC</u> | Read Performance-Monitoring Counters |
| <u>RDRAND</u> | Read Random Number |
| <u>RDSEED</u> | Read Random SEED |
| <u>RDTSC</u> | Read Time-Stamp Counter |
| <u>RDTSCP</u> | Read Time-Stamp Counter and Processor ID |

| | |
|-------------------------|--|
| REP | Repeat String Operation Prefix |
| REPE | Repeat String Operation Prefix |
| REPNE | Repeat String Operation Prefix |
| REPNZ | Repeat String Operation Prefix |
| REPZ | Repeat String Operation Prefix |
| RET | Return from Procedure |
| ROL | —Rotate |
| ROR | —Rotate |
| RORX | Rotate Right Logical Without Affecting Flags |
| ROUNDPD | Round Packed Double Precision Floating-Point Values |
| ROUNDPS | Round Packed Single Precision Floating-Point Values |
| ROUNDSD | Round Scalar Double Precision Floating-Point Values |
| ROUNDSS | Round Scalar Single Precision Floating-Point Values |
| RSM | Resume from System Management Mode |
| RSQRTPS | Compute Reciprocals of Square Roots of Packed Single-Precision Floating-Point Values |
| RSQRTSS | Compute Reciprocal of Square Root of Scalar Single-Precision Floating-Point Value |
| SAHF | Store AH into Flags |
| SAL | Shift |
| SAR | Shift |
| SARX | Shift Without Affecting Flags |
| SBB | Integer Subtraction with Borrow |
| SCAS | Scan String |
| SCASB | Scan String |
| SCASD | Scan String |
| SCASW | Scan String |
| SETcc | Set Byte on Condition |
| SFENCE | Store Fence |
| SGDT | Store Global Descriptor Table Register |
| SHL | Shift |
| SHLD | Double Precision Shift Left |
| SHLX | Shift Without Affecting Flags |
| SHR | Shift |
| SHRD | Double Precision Shift Right |
| SHRX | Shift Without Affecting Flags |
| SHUFPD | Shuffle Packed Double-Precision Floating-Point Values |
| SHUFPS | Shuffle Packed Single-Precision Floating-Point Values |
| SIDT | Store Interrupt Descriptor Table Register |
| SLDT | Store Local Descriptor Table Register |
| SMSW | Store Machine Status Word |
| SQRTPD | Compute Square Roots of Packed Double-Precision Floating-Point Values |
| SQRTPS | Compute Square Roots of Packed Single-Precision Floating-Point Values |
| SQRTSD | Compute Square Root of Scalar Double-Precision Floating-Point Value |
| SQRTSS | Compute Square Root of Scalar Single-Precision Floating-Point Value |
| STAC | Set AC Flag in EFLAGS Register |
| STC | Set Carry Flag |
| STD | Set Direction Flag |
| STI | Set Interrupt Flag |
| STMXCSR | Store MXCSR Register State |
| STOS | Store String |
| STOSB | Store String |
| STOSD | Store String |
| STOSQ | Store String |
| STOSW | Store String |

| | |
|---------------------------------------|--|
| <u>STR</u> | Store Task Register |
| <u>SUB</u> | Subtract |
| <u>SUBPD</u> | Subtract Packed Double-Precision Floating-Point Values |
| <u>SUBPS</u> | Subtract Packed Single-Precision Floating-Point Values |
| <u>SUBSD</u> | Subtract Scalar Double-Precision Floating-Point Values |
| <u>SUBSS</u> | Subtract Scalar Single-Precision Floating-Point Values |
| <u>SWAPGS</u> | Swap GS Base Register |
| <u>SYSCALL</u> | Fast System Call |
| <u>SYSENTER</u> | Fast System Call |
| <u>SYSEXIT</u> | Fast Return from Fast System Call |
| <u>SYSRET</u> | Return From Fast System Call |
| <u>TEST</u> | Logical Compare |
| <u>TZCNT</u> | Count the Number of Trailing Zero Bits |
| <u>UCOMISD</u> | Unordered Compare Scalar Double-Precision Floating-Point Values and Set EFLAGS |
| <u>UCOMISS</u> | Unordered Compare Scalar Single-Precision Floating-Point Values and Set EFLAGS |
| <u>UD2</u> | Undefined Instruction |
| <u>UNPCKHPD</u> | Unpack and Interleave High Packed Double-Precision Floating-Point Values |
| <u>UNPCKHPS</u> | Unpack and Interleave High Packed Single-Precision Floating-Point Values |
| <u>UNPCKLPD</u> | Unpack and Interleave Low Packed Double-Precision Floating-Point Values |
| <u>UNPCKLPS</u> | Unpack and Interleave Low Packed Single-Precision Floating-Point Values |
| <u>VBROADCAST</u> | Broadcast Floating-Point Data |
| <u>VCVTPH2PS</u> | Convert 16-bit FP Values to Single-Precision FP Values |
| <u>VCVTPS2PH</u> | Convert Single-Precision FP value to 16-bit FP value |
| <u>VERR</u> | Verify a Segment for Reading or Writing |
| <u>VERW</u> | Verify a Segment for Reading or Writing |
| <u>VEEXTRACTF128</u> | Extract Packed Floating-Point Values |
| <u>VEEXTRACTI128</u> | Extract packed Integer Values |
| <u>VFMADD132PD</u> | Fused Multiply-Add of Packed Double-Precision Floating-Point Values |
| <u>VFMADD132PS</u> | Fused Multiply-Add of Packed Single-Precision Floating-Point Values |
| <u>VFMADD132SD</u> | Fused Multiply-Add of Scalar Double-Precision Floating-Point Values |
| <u>VFMADD132SS</u> | Fused Multiply-Add of Scalar Single-Precision Floating-Point Values |
| <u>VFMADD213PD</u> | Fused Multiply-Add of Packed Double-Precision Floating-Point Values |
| <u>VFMADD213PS</u> | Fused Multiply-Add of Packed Single-Precision Floating-Point Values |
| <u>VFMADD213SD</u> | Fused Multiply-Add of Scalar Double-Precision Floating-Point Values |
| <u>VFMADD213SS</u> | Fused Multiply-Add of Scalar Single-Precision Floating-Point Values |
| <u>VFMADD231PD</u> | Fused Multiply-Add of Packed Double-Precision Floating-Point Values |
| <u>VFMADD231PS</u> | Fused Multiply-Add of Packed Single-Precision Floating-Point Values |
| <u>VFMADD231SD</u> | Fused Multiply-Add of Scalar Double-Precision Floating-Point Values |
| <u>VFMADD231SS</u> | Fused Multiply-Add of Scalar Single-Precision Floating-Point Values |
| <u>VFMADDSUB132PD</u> | Fused Multiply-Alternating Add/Subtract of Packed Double-Precision Floating-Point Values |
| <u>VFMADDSUB132PS</u> | Fused Multiply-Alternating Add/Subtract of Packed Single-Precision Floating-Point Values |
| <u>VFMADDSUB213PD</u> | Fused Multiply-Alternating Add/Subtract of Packed Double-Precision Floating-Point Values |
| <u>VFMADDSUB213PS</u> | Fused Multiply-Alternating Add/Subtract of Packed Single-Precision Floating-Point Values |
| <u>VFMADDSUB231PD</u> | Fused Multiply-Alternating Add/Subtract of Packed Double-Precision Floating-Point Values |
| <u>VFMADDSUB231PS</u> | Fused Multiply-Alternating Add/Subtract of Packed Single-Precision Floating-Point Values |
| <u>VFMSUB132PD</u> | Fused Multiply-Subtract of Packed Double-Precision Floating-Point Values |
| <u>VFMSUB132PS</u> | Fused Multiply-Subtract of Packed Single-Precision Floating-Point Values |

| | |
|---------------------------------------|--|
| <u>VFMSUB132SD</u> | Fused Multiply-Subtract of Scalar Double-Precision Floating-Point Values |
| <u>VFMSUB132SS</u> | Fused Multiply-Subtract of Scalar Single-Precision Floating-Point Values |
| <u>VFMSUB213PD</u> | Fused Multiply-Subtract of Packed Double-Precision Floating-Point Values |
| <u>VFMSUB213PS</u> | Fused Multiply-Subtract of Packed Single-Precision Floating-Point Values |
| <u>VFMSUB213SD</u> | Fused Multiply-Subtract of Scalar Double-Precision Floating-Point Values |
| <u>VFMSUB213SS</u> | Fused Multiply-Subtract of Scalar Single-Precision Floating-Point Values |
| <u>VFMSUB231PD</u> | Fused Multiply-Subtract of Packed Double-Precision Floating-Point Values |
| <u>VFMSUB231PS</u> | Fused Multiply-Subtract of Packed Single-Precision Floating-Point Values |
| <u>VFMSUB231SD</u> | Fused Multiply-Subtract of Scalar Double-Precision Floating-Point Values |
| <u>VFMSUB231SS</u> | Fused Multiply-Subtract of Scalar Single-Precision Floating-Point Values |
| <u>VFMSUBADD132PD</u> | Fused Multiply-Alternating Subtract/Add of Packed Double-Precision Floating-Point Values |
| <u>VFMSUBADD132PS</u> | Fused Multiply-Alternating Subtract/Add of Packed Single-Precision Floating-Point Values |
| <u>VFMSUBADD213PD</u> | Fused Multiply-Alternating Subtract/Add of Packed Double-Precision Floating-Point Values |
| <u>VFMSUBADD213PS</u> | Fused Multiply-Alternating Subtract/Add of Packed Single-Precision Floating-Point Values |
| <u>VFMSUBADD231PD</u> | Fused Multiply-Alternating Subtract/Add of Packed Double-Precision Floating-Point Values |
| <u>VFMSUBADD231PS</u> | Fused Multiply-Alternating Subtract/Add of Packed Single-Precision Floating-Point Values |
| <u>VFNMADD132PD</u> | Fused Negative Multiply-Add of Packed Double-Precision Floating-Point Values |
| <u>VFNMADD132PS</u> | Fused Negative Multiply-Add of Packed Single-Precision Floating-Point Values |
| <u>VFNMADD132SD</u> | Fused Negative Multiply-Add of Scalar Double-Precision Floating-Point Values |
| <u>VFNMADD132SS</u> | Fused Negative Multiply-Add of Scalar Single-Precision Floating-Point Values |
| <u>VFNMADD213PD</u> | Fused Negative Multiply-Add of Packed Double-Precision Floating-Point Values |
| <u>VFNMADD213PS</u> | Fused Negative Multiply-Add of Packed Single-Precision Floating-Point Values |
| <u>VFNMADD213SD</u> | Fused Negative Multiply-Add of Scalar Double-Precision Floating-Point Values |
| <u>VFNMADD213SS</u> | Fused Negative Multiply-Add of Scalar Single-Precision Floating-Point Values |
| <u>VFNMADD231PD</u> | Fused Negative Multiply-Add of Packed Double-Precision Floating-Point Values |
| <u>VFNMADD231PS</u> | Fused Negative Multiply-Add of Packed Single-Precision Floating-Point Values |
| <u>VFNMADD231SD</u> | Fused Negative Multiply-Add of Scalar Double-Precision Floating-Point Values |
| <u>VFNMADD231SS</u> | Fused Negative Multiply-Add of Scalar Single-Precision Floating-Point Values |
| <u>VFNMSUB132PD</u> | Fused Negative Multiply-Subtract of Packed Double-Precision Floating-Point Values |
| <u>VFNMSUB132PS</u> | Fused Negative Multiply-Subtract of Packed Single-Precision Floating-Point Values |
| <u>VFNMSUB132SD</u> | Fused Negative Multiply-Subtract of Scalar Double-Precision Floating-Point Values |
| <u>VFNMSUB132SS</u> | Fused Negative Multiply-Subtract of Scalar Single-Precision Floating-Point Values |
| <u>VFNMSUB213PD</u> | Fused Negative Multiply-Subtract of Packed Double-Precision Floating-Point Values |
| <u>VFNMSUB213PS</u> | Fused Negative Multiply-Subtract of Packed Single-Precision Floating-Point Values |
| <u>VFNMSUB213SD</u> | Fused Negative Multiply-Subtract of Scalar Double-Precision Floating-Point |

| | Values |
|-------------------------------------|---|
| <u>VFNMSUB213SS</u> | Fused Negative Multiply-Subtract of Scalar Single-Precision Floating-Point Values |
| <u>VFNMSUB231PD</u> | Fused Negative Multiply-Subtract of Packed Double-Precision Floating-Point Values |
| <u>VFNMSUB231PS</u> | Fused Negative Multiply-Subtract of Packed Single-Precision Floating-Point Values |
| <u>VFNMSUB231SD</u> | Fused Negative Multiply-Subtract of Scalar Double-Precision Floating-Point Values |
| <u>VFNMSUB231SS</u> | Fused Negative Multiply-Subtract of Scalar Single-Precision Floating-Point Values |
| <u>VGATHERDPD</u> | Gather Packed DP FP Values Using Signed Dword/Qword Indices |
| <u>VGATHERDPS</u> | Gather Packed SP FP values Using Signed Dword/Qword Indices |
| <u>VGATHERQPD</u> | Gather Packed DP FP Values Using Signed Dword/Qword Indices |
| <u>VGATHERQPS</u> | Gather Packed SP FP values Using Signed Dword/Qword Indices |
| <u>VINSERTF128</u> | Insert Packed Floating-Point Values |
| <u>VINSERTI128</u> | Insert Packed Integer Values |
| <u>VMASKMOV</u> | Conditional SIMD Packed Loads and Stores |
| <u>VPBLEND</u> | Blend Packed Dwords |
| <u>VPBROADCAST</u> | Broadcast Integer Data |
| <u>VPERM2F128</u> | Permute Floating-Point Values |
| <u>VPERM2I128</u> | Permute Integer Values |
| <u>VPERMD</u> | Full Doublewords Element Permutation |
| <u>VPERMILPD</u> | Permute Double-Precision Floating-Point Values |
| <u>VPERMILPS</u> | Permute Single-Precision Floating-Point Values |
| <u>VPERMPD</u> | Permute Double-Precision Floating-Point Elements |
| <u>VPERMPS</u> | Permute Single-Precision Floating-Point Elements |
| <u>VPERMQ</u> | Qwords Element Permutation |
| <u>VPGATHERDD</u> | Gather Packed Dword Values Using Signed Dword/Qword Indices |
| <u>VPGATHERDQ</u> | Gather Packed Qword Values Using Signed Dword/Qword Indices |
| <u>VPGATHERQD</u> | Gather Packed Dword Values Using Signed Dword/Qword Indices |
| <u>VPGATHERQQ</u> | Gather Packed Qword Values Using Signed Dword/Qword Indices |
| <u>VPMASKMOV</u> | Conditional SIMD Integer Packed Loads and Stores |
| <u>VPSLLVD</u> | Variable Bit Shift Left Logical |
| <u>VPSLLVQ</u> | Variable Bit Shift Left Logical |
| <u>VPSRAVD</u> | Variable Bit Shift Right Arithmetic |
| <u>VPSRLVD</u> | Variable Bit Shift Right Logical |
| <u>VPSRLVQ</u> | Variable Bit Shift Right Logical |
| <u>VTESTPD</u> | Packed Bit Test |
| <u>VTESTPS</u> | Packed Bit Test |
| <u>VZEROALL</u> | Zero All YMM Registers |
| <u>VZERoupper</u> | Zero Upper Bits of YMM Registers |
| <u>WAIT</u> | Wait |
| <u>WBINVD</u> | Write Back and Invalidate Cache |
| <u>WRFSBASE</u> | Write FS/GS Segment Base |
| <u>WRGSBASE</u> | Write FS/GS Segment Base |
| <u>WRMSR</u> | Write to Model Specific Register |
| <u>XABORT</u> | Transactional Abort |
| <u>XACQUIRE</u> | Hardware Lock Elision Prefix Hints |
| <u>XADD</u> | Exchange and Add |
| <u>XBEGIN</u> | Transactional Begin |
| <u>XCHG</u> | Exchange Register/Memory with Register |
| <u>XEND</u> | Transactional End |
| <u>XGETBV</u> | Get Value of Extended Control Register |
| <u>XLAT</u> | Table Look-up Translation |

| | |
|---------------------------------|--|
| <u>XLATB</u> | Table Look-up Translation |
| <u>XOR</u> | Logical Exclusive OR |
| <u>XORPD</u> | Bitwise Logical XOR for Double-Precision Floating-Point Values |
| <u>XORPS</u> | Bitwise Logical XOR for Single-Precision Floating-Point Values |
| <u>XRELEASE</u> | Hardware Lock Elision Prefix Hints |
| <u>XRSTOR</u> | Restore Processor Extended States |
| <u>XRSTORS</u> | Restore Processor Extended States Supervisor |
| <u>XSAVE</u> | Save Processor Extended States |
| <u>XSAVEC</u> | Save Processor Extended States with Compaction |
| <u>XSAVEOPT</u> | Save Processor Extended States Optimized |
| <u>XSAVES</u> | Save Processor Extended States Supervisor |
| <u>XSETBV</u> | Set Extended Control Register |
| <u>XTEST</u> | Test If In Transactional Execution |