
ECEN 714: Submission for LAB 3

Manay Gurumoorthy 83000011

Contents (Simulation for Inverter, NAND, XOR and Schematic, Layout and Simulation of 1 bit adder)

Inverter Simulation:




Delay Table for the Inverter:

	Delay			
	In	Out	Diff	
Falling	3.376	3.057	0.319	
Rising	8.478	8.15054	0.327	
		%error	2.44	

Inverter:	Power Consumption
Current	0.789
DC:	
Power	1.42
DC:	
Pulse	Power Consumption
Input:	
Current	-2.253E-07
Pulse:	
Power	-4.056E-07
pulse:	

NAND Delays:




Delay Table for NAND:

	ln1	out	diff	
Falling	8.14865	8.41664	0.26799	
Rising	3.0488	3.31921	0.27041	
		%error	0.894937	
	in2	out	diff	
Falling	8.14865	8.41664	0.26799	
Rising	3.05134	3.31921	0.26787	
		%error	0.044778	

Nand	
Current DC:	-6.71E-06
Power DC:	-1.20744E-05
In1 Pulse	-4.04E-07
Power1 pulse:	-3.18835E-07
In2 Pulse	-3.50E-07
Power2 pulse:	-1.69147E-07

XOR Delays:



	ln1	out	diff
Falling	20.151	20.7965	0.6455
Rising	15.0501	15.7257	0.6756
		%error	4.663052
	ln1	out	diff
Falling	20.1483	20.9686	0.8203
Rising	15.0538	15.793	0.7392
		%error	10.97132

XOR	
Current DC:	-1.00E-05
Power DC:	-0.000018050
InA	
Current avg	-1.32E-07
Voltage avg	7.52E-01
power avg	-9.92E-08
InB	
Current Avg	-1.45E-07
Voltage avg	3.84E-01
power avg	-5.58E-08

Full Adder:




Figure 1Full adder Schematic




Figure 2Full adder Layout

DRC Results:

Virtuoso® 6.1.8-64b - Log: /home/grads/m/mana/CDS.log@n02-hera.olympus.ece.tamu.edu File Tools Options Help cādence ...successful. start simulator if needed... ...successful. simulate... INFO (ADE-3071): Simulation completed successfully. reading simulation data... ...successful. Loading adpServer.cxt Getting schematic propert bag Getting layout propert bag *Error* eval: unbound variable - ivLVSContentsDifferForm Getting layout propert bagGetting layout propert bagLVS job is now started... The LVS job has completed. The net-lists match. Run Directory: /home/grads/m/mana/ecen454/Lab1/LVS *Error* eval: unbound variable - ivLVSShowForm LVS job is now started... Can't start the LVS job. Getting layout propert bag The LVS job has completed. The net-lists match. Run Directory: /home/grads/m/mana/ecen454/Lab1/LVS Getting layout propert bag *Error* eval: unbound variable - ivLVSContentsDifferForm LVS job is now started... The LVS job has completed. The net-lists match. Run Directory: /home/grads/m/mana/ecen454/Lab1/LVS *Error* eval: unbound variable - ivLVSShowForm Getting layout propert bag DRC started at Tue Oct 1 10:19:05 2019 Validating hierarchy instantiation for: library: Design cell: fulladder_simulate view: layout Rules come from library NCSU_TechLib_tsmc02. Rules path is divaDRC.rul. Inclusion limit is set to 1000. Running layout DRC analysis Flat mode Full checking. DRC started......Tue Oct 1 10:19:05 2019 completedTue Oct 1 10:19:05 2019 CPU TIME = 00:00:00 TOTAL TIME = 00:00:00 ******* Summary of rule violations for cell "fulladder_simulate layout" ******** Total errors found: 0 mouse L: showClickInfo() M: setDRCForm() R: _lxHiMousePopUp() へ □ 口 か) **♥** ENG 01-10-2019 C W

LVS Results:

```
@(#)$CDS: LVS version 6.1.8-64b 07/16/2019 19:56 (sjfhw317) $
Command line: /opt/coe/cadence/IC618/tools.lnx86/dfII/bin/64bit/LVS -dir /home/grads/m/mana/ecen454/Lab1/LVS -l -s -t
/home/grads/m/mana/ecen454/Lab1/LVS/layout /home/grads/m/mana/ecen454/Lab1/LVS/schematic
Like matching is enabled.
Net swapping is enabled.
Using terminal names as correspondence points.
Compiling Diva LVS rules...
    Net-list summary for /home/grads/m/mana/ecen454/Lab1/LVS/layout/netlist
       count.
        2.5
                        nets
                        terminals
        18
                        pmos
        18
                        nmos
    Net-list summary for /home/grads/m/mana/ecen454/Lab1/LVS/schematic/netlist
       count
        2.5
                        nets
                        terminals
        18
                        pmos
        18
                        nmos
    Terminal correspondence points
    N23
              N2
                        CIn 0011
    N20
              N3
                        CarryOut 0011
    N18
              NΟ
                        GND
                        InA 0011
    N21
              Ν8
                        InB 0011
    N24
              Ν7
                        Sum 0011
    N19
              Ν5
    N22
              Ν9
                        VDD
Devices in the netlist but not in the rules:
        pcapacitor
Devices in the rules but not in the netlist:
        cap nfet pfet nmos4 pmos4
The net-lists match.
```

layout schematic

insta O	nces 0
0	0
-	0
-	0
-	36
	36
30	36
net	S
0	0
0	0
0	0
25	25
2.5	25
termi	nals
0	0
0	0
7	7
	0 0 0 0 36 36 36 0 0 0 25 25 termi 0

Probe files from /home/grads/m/mana/ecen454/Lab1/LVS/schematic

devbad.out:

netbad.out:

mergenet.out:

termbad.out:

prunenet.out:

prunedev.out:

audit.out:

Probe files from /home/grads/m/mana/ecen454/Lab1/LVS/layout

devbad.out:

netbad.out:

mergenet.out:


termbad.out:

prunenet.out:

prunedev.out:

audit.out:

Full Adder Delays:



	ln1	out	diff
Falling	8.14896	8.91292	0.76396
Rising	3.05225	3.78233	0.73008
		%error	4.640587
	In2	out	diff
Falling	8.14896	8.91292	0.76396
Rising	3.05225	3.78233	0.73008
		%error	4.640587
	Carryln	Out	diff
Falling	8.13904	8.91292	0.77388
Rising	3.05225	3.78233	0.73008
		%error	5.999343

Full Adder		
DC Current:	-2.83E-05	
DC Power:	-5.09E-05	
InA		
Current:	-2.53E-07	
Power:	-9.71E-08	
InB		

Current:	-2.12E-07
Power:	-5.82E-08
Carry In	
Current:	3.89E-08
Power:	2.92E-08

Maximum Frequency of fulladder operation:

Max Frequency	
InA	0.25Ghz
InB	0.25Ghz
CarryIn	0.25Ghz
Full Adder	0.25Ghz

