
# **ECEN 714:** Submission for LAB 2

# Manav Gurumoorthy 83000011


## **Contents** (Schematic, Symbol, Layout, DRC and LVS)

- 1. Inverter
- 2. Nand
- 3. XOR


### **Inverter schematic:**



## **Symbol for Inverter:**



### **Layout for Inverter:**



Virtuoso® 6.1.8-64b - Log: /home/grads/m/mana/CDS.log@n02-hera.olympus.ece.tamu.edu cādence File Tools Options Help Optimizing rules... removing unused task: nwellResEdge = geomGetEdge(nwellRes coincident nwell) removing unused task: polvResEdge = geomGetEdge(polvRes coincident polv) removing unused task: sGateWidthCheckEdge = geomGetEdge(sGateWidthCheck) removing unused task: metalcapEdge = geomGetEdge(metalcap) removing unused task: padEdge = geomGetEdge(pad) removing unused task: ccEdge = geomGetEdge(cc) removing unused task: gselectEdge = geomGetEdge(gselect) removing unused task: gwellEdge = geomGetEdge(gwell) removing unused task: nwellRes = geomButting(geomAnd(res id nwell) nBulk (keep == 2)) removing unused task: polyRes = geomButting(geomAndNot(geomAnd(res\_id poly) polySRes) fieldPoly (keep == 2)) removing unused task: sGateWidthCheck = geomSize(geomSize(geomAnd(Gate sblock) -2.9) 2.9) removing unused task: NwPdiode = geomAnd(dio\_id geomOutside(nwell pNotOhmic)) removing unused task: PNdiode = geomAnd(dio\_id geomOutside(pNotOhmic poly)) removing unused task: NPdiode = geomAnd(dio\_id geomOutside(nNotOhmic poly)) removing unused task: m6m5Cap = geomAnd(geomAnd(metal5 metal6) cap id) removing unused task: m5m4Cap = geomAnd(geomAnd(metal4 metal5) cap\_id) removing unused task: m4m3Cap = geomAnd(geomAnd(metal3 metal4) cap\_id) removing unused task: m3m2Cap = geomAnd(geomAnd(metal2 metal3) cap\_id) removing unused task: m2m1Cap = geomAnd(geomAnd(metal1 metal2) cap\_id) removing unused task: m1sCap = geomAnd(geomAndNot(metal1 poly) cap\_id) removing unused task: m1pCap = geomAnd(geomAnd(poly metal1) cap\_id) removing unused task: pChannelTran = geomAndNot(pChannelTran hvpChannelTran) removing unused task: hvpChannelTran = geomAnd(pChannelTran tactive) removing unused task: nChannelTran = geomAndNot(nChannelTran hvnChannelTran) removing unused task: hvnChannelTran = geomAnd(nChannelTran tactive) removing unused task: pChannelCap = geomButting(pChannel pDiff (keep == 1)) removing unused task: nChannelCap = geomButting(nChannel nDiff (keep == 1)) removing unused task: pChannelTran = geomButting(pChannel pDiff (keep == 2)) removing unused task: nChannelTran = geomButting(nChannel nDiff (keep == 2)) removing unused task: Space = geomNot(geomOr(active poly)) removing unused task: pChannel = geomAnd(pNotOhmic poly) removing unused task: nChannel = geomAnd(nNotOhmic poly) removing unused task: dio\_id = geomOr("dio\_id") removing unused task: cap\_id = geomOr("cap\_id") removing unused task: nolpe = geomOr("nolpe") removing unused task: bkgnd = geomBkgnd() warn: Duplicate check "(SCMOS Rule 20.9) sblock enclosure of poly resistor: 0.20 um" is being ignored. warn: Duplicate check "(SCMOS Rule 26.2) metal5 width: 0.30 um" is being ignored. Running layout DRC analysis Flat mode Full checking. DRC started......Mon Sep 16 23:22:39 2019 completed ....Mon Sep 16 23:22:39 2019 CPU TIME = 00:00:00 TOTAL TIME = 00:00:00 \*\*\*\*\*\*\* Summary of rule violations for cell "inverter layout" \*\*\*\*\*\*\* Total errors found: 0




### LVS Results for the Inverter :


```
@(#)$CDS: LVS version 6.1.8-64b 10/01/2018 19:50 (ip-172-18-22-57) $
Command line: /opt/coe/cadence/IC618/tools.lnx86/dfII/bin/64bit/LVS -dir /home/grads/m/mana/ecen454/Lab1/LVS -l -s -t /home/grads/m/mana/ecen454/Lab1/LVS /layout
/home/grads/m/mana/ecen454/Lab1/LVS/schematic
Like matching is enabled.
Net swapping is enabled.
Using terminal names as correspondence points.
Compiling Diva LVS rules...
    Net-list summary for /home/grads/m/mana/ecen454/Lab1/LVS/layout/netlist
       count
       4
                        nets
                        terminals
                        pmos
       1
    Net-list summary for /home/grads/m/mana/ecen454/Lab1/LVS/schematic/netlist
       count
       4
                       nets
        4
                        terminals
       1
                       pmos
       1
    Terminal correspondence points
             N3
                       GND
    N2
             N0
                       TN
             N2
    N1
                        OUT
    ΝЗ
             N1
                       VDD
Devices in the netlist but not in the rules:
        pcapacitor
Devices in the rules but not in the netlist:
        cap nfet pfet nmos4 pmos4
The net-lists match.
                             layout schematic
                               instances
        un-matched
                                       0
                                        0
        rewired
        size errors
                                       0
        pruned
                               2
                                        2
        active
                                        2
        total
                               nets
        un-matched
        merged
                                        0
        pruned
                                        Ω
        active
        total
                               terminals
        un-matched
        matched but
                                        0
        different type
                                4
Probe files from /home/grads/m/mana/ecen454/Lab1/LVS/schematic
devbad.out:
netbad.out:
mergenet.out:
termbad.out:
prunenet.out:
```

prunedev.out:
audit.out:
Probe files from /home/grads/m/mana/ecen454/Lab1/LVS/layout
devbad.out:
netbad.out:
mergenet.out:
termbad.out:
prunenet.out:
prunedev.out:
audit.out:


### **NAND Schematic:**



### **Symbol for NAND:**



## **Layout for NAND:**



#### **DRC Results for NAND:**

Virtuoso® 6.1.8-64b - Log: /home/grads/m/mana/CDS.log@n02-hera.olympus.ece.tamu.edu File Tools Options Help cādence \*WARNING\* (SCH-4008): No cell name(s) given in the Create Block form. Update the Cells field to create one or more cell names. \*WARNING\* (SCH-4008): No cell name(s) given in the Create Block form. Update the Cells field to create one or more cell names. Getting schematic propert bag Getting schematic propert bag Getting schematic propert bag Getting layout propert bag Getting layout propert bag Getting layout propert bag Getting layout propert bag Getting schematic propert bag Getting schematic propert bag Getting layout propert bag DRC started at Mon Sep 16 23:40:51 2019 Validating hierarchy instantiation for: library: Design cell: nand view: layout Rules come from library NCSU TechLib tsmc02. Rules path is divaDRC.rul. Inclusion limit is set to 1000. Running layout DRC analysis Flat mode Full checking. DRC started......Mon Sep 16 23:40:51 2019 completed ....Mon Sep 16 23:40:52 2019 CPU TIME = 00:00:00 TOTAL TIME = 00:00:01 \*\*\*\*\*\* Summary of rule violations for cell "nand layout" \*\*\*\*\*\*\* Total errors found: 0 DRC started at Mon Sep 16 23:41:14 2019 Validating hierarchy instantiation for: library: Design cell: nand view: layout Rules come from library NCSU\_TechLib\_tsmc02. Rules path is divaDRC.rul. Inclusion limit is set to 1000. Running layout DRC analysis Flat mode Full checking. DRC started......Mon Sep 16 23:41:14 2019 completed ....Mon Sep 16 23:41:14 2019 CPU TIME = 00:00:00 TOTAL TIME = 00:00:00 \*\*\*\*\*\*\* Summary of rule violations for cell "nand layout" \*\*\*\*\*\*\* Total errors found: 0 mouse L: showClickInfo() M: setDRCForm() R: \_lxHiMousePopUp() C 📭 🚾 へ か) 🖆 📮 😻 ENG 16-09-2019


#### LVS for NAND:

mergenet.out:
termbad.out:


```
@(#)$CDS: LVS version 6.1.8-64b 10/01/2018 19:50 (ip-172-18-22-57) $
Command line: /opt/coe/cadence/IC618/tools.lnx86/dfII/bin/64bit/LVS -dir /home/grads/m/mana/ecen454/Lab1/LVS -l -s -t /home/grads/m/mana/ecen454/Lab1/LVS /layout
/home/grads/m/mana/ecen454/Lab1/LVS/schematic
Like matching is enabled.
Net swapping is enabled.
Using terminal names as correspondence points.
Compiling Diva LVS rules...
   Net-list summary for /home/grads/m/mana/ecen454/Lab1/LVS/layout/netlist
      count
       6
                       nets
       5
                       terminals
       2
                       pmos
                       nmos
    Net-list summary for /home/grads/m/mana/ecen454/Lab1/LVS/schematic/netlist
      count
       6
                       nets
       5
                       terminals
       2
                       pmos
                       nmos
    Terminal correspondence points
            N3
                       GND
   N.5
             N5
                       VDD
   N2
             N2
   N1
             N1
                       b
             N4
   N4
Devices in the netlist but not in the rules:
       pcapacitor
Devices in the rules but not in the netlist:
       cap nfet pfet nmos4 pmos4
The net-lists match.
                            layout schematic
                              instances
       un-matched
                                      Ω
       rewired
                            0
                                      0
       size errors
       pruned
       active
       total
                                       4
                                nets
       un-matched
                                      0
       merged
                              0
       pruned
                              6
       active
       total
                              terminals
       un-matched
                                      0
       matched but
       different type
                               5
       total
Probe files from /home/grads/m/mana/ecen454/Lab1/LVS/schematic
devbad.out:
netbad.out:
```

prunenet.out:
prunedev.out:
audit.out:
Probe files from /home/grads/m/mana/ecen454/Lab1/LVS/layout
devbad.out:
netbad.out:
mergenet.out:
termbad.out:
prunenet.out:
prunedev.out:
audit.out:


## **Schematic for XOR:**



### **Symbol for XOR:**



### **Layout for XOR:**



#### **DRC Results for XOR:**

Virtuoso® 6.1.8-64b - Log: /home/grads/m/mana/CDS.log@n02-hera.olympus.ece.tamu.edu File Tools Options Help cādence Flat mode Full checking. DRC started......Mon Sep 16 23:40:51 2019 completed ....Mon Sep 16 23:40:52 2019 CPU TIME = 00:00:00 TOTAL TIME = 00:00:01 \*\*\*\*\*\* Summary of rule violations for cell "nand layout" \*\*\*\*\*\*\* Total errors found: 0 DRC started at Mon Sep 16 23:41:14 2019 Validating hierarchy instantiation for: library: Design cell: nand view: layout Rules come from library NCSU\_TechLib\_tsmc02. Rules path is divaDRC.rul. Inclusion limit is set to 1000. Running layout DRC analysis Flat mode Full checking. DRC started......Mon Sep 16 23:41:14 2019 completed ....Mon Sep 16 23:41:14 2019 CPU TIME = 00:00:00 TOTAL TIME = 00:00:00 \*\*\*\*\*\*\* Summary of rule violations for cell "nand layout" \*\*\*\*\*\*\* Total errors found: 0 Getting layout propert bag Getting layout propert bag Getting schematic propert bag Getting schematic propert bag DRC started at Mon Sep 16 23:51:58 2019 Validating hierarchy instantiation for: library: Design cell: xor view: layout Rules come from library NCSU\_TechLib\_tsmc02. Rules path is divaDRC.rul. Inclusion limit is set to 1000. Running layout DRC analysis Flat mode Full checking. DRC started......Mon Sep 16 23:51:58 2019 completed ....Mon Sep 16 23:51:58 2019 CPU TIME = 00:00:00 TOTAL TIME = 00:00:00 \*\*\*\*\*\*\* Summary of rule violations for cell "xor layout" \*\*\*\*\*\*\* Total errors found: 0 mouse L: showClickInfo() M: setDRCForm() R: \_lxHiMousePopUp() C 📭 🚾 ^ (1) 🖅 🖫 ENG 16-09-2019

#### **LVS for XOR:**

mergenet.out:
termbad.out:

```
@(#)$CDS: LVS version 6.1.8-64b 10/01/2018 19:50 (ip-172-18-22-57) $
Command line: /opt/coe/cadence/IC618/tools.lnx86/dfII/bin/64bit/LVS -dir /home/grads/m/mana/ecen454/Lab1/LVS -l -s -t /home/grads/m/mana/ecen454/Lab1/LVS /layout
/home/grads/m/mana/ecen454/Lab1/LVS/schematic
Like matching is enabled.
Net swapping is enabled.
Using terminal names as correspondence points.
Compiling Diva LVS rules...
    Net-list summary for /home/grads/m/mana/ecen454/Lab1/LVS/layout/netlist
      count
       11
        5
                       terminals
                       pmos
    Net-list summary for /home/grads/m/mana/ecen454/Lab1/LVS/schematic/netlist
       count
       11
                       nets
        5
                       terminals
        6
                       pmos
                       nmos
    Terminal correspondence points
    Ν9
             N2
                       Α
    Ν8
             N5
    Ν6
             И9
                       GND
             Ν6
    N7
                       OUT
    N10
             N4
                       VDD
Devices in the netlist but not in the rules:
        pcapacitor
Devices in the rules but not in the netlist:
        cap nfet pfet nmos4 pmos4
The net-lists match.
                            layout schematic
                               instances
        un-matched
        rewired
                                       0
        size errors
        pruned
                               12
                                       12
        active
                               12
                                       12
        total
                                nets
        un-matched
                               Ο
                                       0
                                       0
        merged
        pruned
                                       Ω
        active
                               11
                                       11
       total
                               11
                                       11
                               terminals
        un-matched
                                       Ω
        matched but
        different type
                                       0
Probe files from /home/grads/m/mana/ecen454/Lab1/LVS/schematic
devbad.out:
netbad.out:
```

prunenet.out:
prunedev.out:
audit.out:
Probe files from /home/grads/m/mana/ecen454/Lab1/LVS/layout
devbad.out:
netbad.out:
mergenet.out:
termbad.out:
prunenet.out:
prunedev.out:
audit.out: