



TRƯỜNG ĐẠI HỌC CÔNG NGHỆ KHOA ĐIỆN TỬ VIỄN THÔNG



Digital Design & Microprocessors

Combinational Circuit Design 2

Conditional assignment: select the output from among alternatives based on an input called the condition
Using assign statement and conditional operator ?:

Syntax:

assign y = <condition> ?: <value if condition is true> : <value if condition is false>


Based on value of condition to assign value for y

```
module Mux_2_To_1 (input  i_Select,
                   input  i_Data1,
                   input  i_Data2,
                   output o_Data);

    assign o_Data = i_Select ? i_Data1 : i_Data2;


endmodule // Mux_2_To_1
```

Example



Multiplexer 2:1 (mux 2:1)


Construct output Boolean function: Base on truth table construct output Boolean functions and simplify them (Boolean algebra, K map).



Block Diagram

INPUTS	Output
S ₀	Y
0	A ₀
1	A ₁

Truth table
 $Y = S_0' \cdot A_0 + S_0 \cdot A_1$



Circuit

Multiplexer 2:1 (mux 2:1)

Describe the circuit using Verilog

```
module Mux_2_to_1 (  
    input i_Select,  
    input i_Data1,  
    input i_Data2,  
    output o_Data  
);  
  
    assign o_Data = i_Select ? i_Data1 : i_Data2;  
  
endmodule
```

Multiplexer 2:1 (mux 2:1)

Write **testbench** for the module. DUT stand for '*device under test*'

```
`timescale 1ns/1ns // <time unit> / <time precision>
```

```
module tb_mux_2_to_1();
```

```
    // Testbench signals
```

```
    reg a;
```

```
    reg b;
```

```
    reg sel;
```

```
    wire y;
```

```
    // Instantiate the MUX
```

```
    Mux_2_to_1 dut (
```

```
        .a(a),
```

```
        .b(b),
```

```
        .sel(sel),
```

```
        .y(y)
```

```
    );
```

```
initial
```

```
begin
```

```
    // Initialize the inputs
```

```
    a = 0;
```

```
    b = 0;
```

```
    sel = 0;
```

```
    // Test case 1: sel = 0, should pass 'a' to 'y'
```

```
    #10 a = 1; b = 0; sel = 0;
```

```
    #10 a = 0; b = 1; sel = 0;
```

```
    // Test case 2: sel = 1, should pass 'b' to 'y'
```

```
    #10 a = 1; b = 0; sel = 1;
```

```
    #10 a = 0; b = 1; sel = 1;
```

```
    // End simulation
```


```
    #10 $finish;
```

```
end
```

```
endmodule
```


Multiplexer 2:1 (mux 2:1)

Run simulation to check if testbench outputs match the expected outputs (truth table). Add all signal to the wave window then run all to observe and check.



Multiplexer 2:1 (mux 2:1)


Upload and verify on Board: Click on **Pin Planner**  or press (Ctrl + Shift + N) then base on the device manual to assign signal to specific pin.



STEP PINs	FPGA PINs	STEP PINs	FPGA PINs	Digital Display1	FPGA PINs	12M CLOCK	FPGA PINs
3.3V		VBUS		SEG-A1	E1	PCLK	J5
GPI00	M4	GPI035	B4	SEG-B1	D2	LED	FPGA PINs
GPI01	P3	GPI034	A5	SEG-C1	K2	LED1	N15
GPI02	M5	GPI033	A7	SEG-D1	J2	LED2	N14
GPI03	R3	GPI032	B6	SEG-E1	G2	LED3	M14
GPI04	L6	GPI031	E7	SEG-F1	F5	LED4	M12
GPI05	P4	GPI030	D7	SEG-G1	G5	LED5	L15
GPI06	L7	GPI029	B7	SEG-DP1	L1	LED6	K12
GPI07	R5	GPI028	C8	SEG-DIG1	E2	LED7	L11
GPI08	P6	GPI027	B8	Digital Display2	FPGA PINs	LED8	K11
GPI09	R7	GPI026	D10			Switch	FPGA PINs
GPI010	P7	GPI025	A9	SEG-A2	A3	SW1	J12
GPI011	P8	GPI024	A11	SEG-B2	A2	SW2	H11
GPI012	P9	GPI023	A13	SEG-C2	P2	SW3	H12
GPI013	R9	GPI022	B11	SEG-D2	P1	SW4	H13
GPI014	R11	GPI021	A14	SEG-E2	N1	Button	FPGA PINs
GPI015	P12	GPI020	B13	SEG-F2	C1	KEY1	J9
GPI016	R14	GPI019	B14	SEG-G2	C2	KEY2	K14
GPI017	P15	GPI018	B15	SEG-DP2	R2	KEY3	J11
GND		GND		SEG-DIG2	B1	KEY4	J14
RGB LED1	R	G	B	RGB_LED2	R	G	B
FPGA PINs	G15	E15	E14	FPGA PINs	C15	C14	D12


Multiplexer 2:1 (mux 2:1)

Upload and verify on Board: base on the device manual to assign signal to specific pin. Assign input for **Switch** pins and output for **LED** pins. After finish pin planning close the tab and then click on **Processing->Start Compination** to compile





Multiplexer 2:1 (mux 2:1)

Synthesize Design in Quartus: after compile project and then click on **Tools->Netlist Viewers->RLT Viewer**



Multiplexer 2:1 (mux 2:1)

Upload and verify on Board: Click on **Tools->Programmer** then select hardware setup as below and then click on Start to upload on board. Finally verify your design on board




1-to-2 Demultiplexer

Select	Input	Outputs	
S	D	Y ₂	Y ₁
0	0	0	0
0	1	0	1
1	0	0	0
1	1	1	0

Truth Table


$$Y_0 = S_0' \cdot A$$

$$Y_1 = S_0 \cdot A$$



Block Diagram

```
module demux_1_to_2 (  
    input wire din, // Input data  
    input wire sel, // Select signal  
    output wire y0, // Output 0  
    output wire y1 // Output 1  
);  
    // Assign outputs based on select signal  
    assign y0 = (sel == 0) ? din : 0;  
    assign y1 = (sel == 1) ? din : 0;  
endmodule
```



Ex1: Design a tri-state buffer using verilog, simulate on ModelSim

Ex2: Design a 4:1 multiplexer using Verilog, simulate on ModelSim.

Ex3: Design a 1:4 De-multiplexer using Verilog, simulate on ModelSim.

