

TRƯỜNG ĐẠI HỌC CÔNG NGHỆ KHOA ĐIỆN TỬ VIỄN THÔNG



Digital Design & Microprocessors

Combinational Circuit Design 2

Assignments


Conditional assignment: select the output from among alternatives based on an input called the condition Using assign statement and conditional operator ?:

Syntax:


```
assign y = <condition> ?: <value if condition is true> : <value if condition is false>
```

Based on value of condition to assign value for y

Example




Construct output Boolean function: Base on truth table construct output Boolean functions and simplify them (Boolean algebra, K map).



Block Diagram

INPUTS	Output
S ₀	Y
0	A ₀
1	A ₁

Truth table $Y=S_0'.A_0+S_0.A_1$



Describe the circuit using Verilog


endmodule

Write testbench for the module. DUT stand for 'device under test'


```
`timescale 1ns/1ns // <time unit> / <time precision>
module tb_mux_2_to_1();
  // Testbench signals
  reg a;
  reg b;
  reg sel;
  wire y;
  // Instantiate the MUX
  Mux 2 to 1 dut (
    .a(a),
    .b(b),
    .sel(sel),
    .y(y)
```

```
initial
begin
    // Initialize the inputs
    a = 0;
    b = 0:
    sel = 0;
    // Test case 1: sel = 0, should pass 'a' to 'y'
    #10 a = 1; b = 0; sel = 0;
    #10 a = 0; b = 1; sel = 0;
    // Test case 2: sel = 1, should pass 'b' to 'y'
    #10 a = 1; b = 0; sel = 1;
    #10 a = 0; b = 1; sel = 1;
    // End simulation
    #10 $finish;
  end
endmodule
```

Run simulation to check if testbench outputs match the expected outputs (truth table). Add all signal to the wave window then run all to observe and check.




Upload and verify on Board: Click on **Pin Planner** or press (Ctrl + Shift + N) then base on the device manual to assign signal to specific pin.




CTED	FPGA	CTED	FPGA	Digital	FPGA	12M	FPGA PINS
STEP		STEP		Digital			FPGA PINS
PINs	PINs	PINs	PINs	Display1	PINs	CLOCK	
3.3V		VBUS		SEG-A1	E1	PCLK	J5
GPI00	M4	GPIO35	B4	SEG-B1	D2	LED	FPGA PINs
GPIO1	Р3	GPIO34	A5	SEG-C1	К2	LED1	N15
GPIO2	M5	GPI033	A7	SEG-D1	J2	LED2	N14
GPIO3	R3	GPIO32	В6	SEG-E1	G2	LED3	M14
GPIO4	L6	GPIO31	E7	SEG-F1	F5	LED4	M12
GPIO5	P4	GPI030	D7	SEG-G1	G5	LED5	L15
GPI06	L7	GPIO29	B7	SEG-DP1	L1	LED6	K12
GPIO7	R5	GPIO28	С8	SEG-DIG1	E2	LED7	L11
GPI08	P6	GPIO27	B8	Digital	FPGA	LED8	K11
GPI09	R7	GPIO26	D10	Display2	PINs	Switch	FPGA PINs
				¥ 5		0 11 10 0 11	
GPIO10	P7	GPIO25	A9	SEG-A2	A3	SW1	J12
GPIO10 GPIO11	P7 P8	GPI025 GPI024	A9 A11		A3 A2		
				SEG-A2		SW1	J12
GPIO11	P8	GPI024	A11	SEG-A2 SEG-B2	A2	SW1 SW2	J12 H11
GPI011 GPI012	P8 P9	GPI024 GPI023	A11 A13	SEG-A2 SEG-B2 SEG-C2	A2 P2	SW1 SW2 SW3	J12 H11 H12
GPI011 GPI012 GPI013	P8 P9 R9	GPI024 GPI023 GPI022	A11 A13 B11	SEG-A2 SEG-B2 SEG-C2 SEG-D2	A2 P2 P1	SW1 SW2 SW3 SW4	J12 H11 H12 H13
GPI011 GPI012 GPI013 GPI014	P8 P9 R9 R11	GPI024 GPI023 GPI022 GPI021	A11 A13 B11 A14	SEG-A2 SEG-B2 SEG-C2 SEG-D2 SEG-E2	A2 P2 P1 N1	SW1 SW2 SW3 SW4 Button	J12 H11 H12 H13 FPGA PINS
GPI011 GPI012 GPI013 GPI014 GPI015	P8 P9 R9 R11 P12	GPI024 GPI023 GPI022 GPI021 GPI020	A11 A13 B11 A14 B13	SEG-A2 SEG-B2 SEG-C2 SEG-D2 SEG-E2 SEG-F2	A2 P2 P1 N1 C1	SW1 SW2 SW3 SW4 Button KEY1	J12 H11 H12 H13 FPGA PINS J9
GPIO11 GPIO12 GPIO13 GPIO14 GPIO15 GPIO16	P8 P9 R9 R11 P12 R14	GPIO24 GPIO23 GPIO22 GPIO21 GPIO20 GPIO19	A11 A13 B11 A14 B13 B14	SEG-A2 SEG-B2 SEG-C2 SEG-D2 SEG-E2 SEG-F2 SEG-G2	A2 P2 P1 N1 C1	SW1 SW2 SW3 SW4 Button KEY1 KEY2	J12 H11 H12 H13 FPGA PINS J9 K14
GPI011 GPI012 GPI013 GPI014 GPI015 GPI016 GPI017	P8 P9 R9 R11 P12 R14	GPIO24 GPIO23 GPIO22 GPIO21 GPIO20 GPIO19 GPIO18	A11 A13 B11 A14 B13 B14	SEG-A2 SEG-B2 SEG-C2 SEG-D2 SEG-E2 SEG-F2 SEG-G2 SEG-DP2	A2 P2 P1 N1 C1 C2 R2	SW1 SW2 SW3 SW4 Button KEY1 KEY2 KEY3	J12 H11 H12 H13 FPGA PINS J9 K14 J11


Upload and verify on Board: base on the device manual to assign signal to specific pin. Assign input for **Switch** pins and output for **LED** pins. After finish pin planning close the tab and then click on **Processing->Start Compination** to compile



Synthesize Design in Quartus: after combile project and then click on Tools->Netlist Viewers->RLT Viewer




Upload and verify on Board: Click on **Tools->Programmer** then select handware setup as below and then click on Start to upload on boad. Finally verify your design on board



1-to-2 Demultiplexer

Select	Input	Outputs	
S	D	Y ₂	Υ1
0	0	0	0
0	1	0	1
1	0	0	0
1	1	1	0




Block Diagram

Truth Table

$$Y_0 = S_0'.A$$

 $Y_1 = S_0.A$

module demux_1_to_2 (
 input wire din, // Input data
 input wire sel, // Select signal
 output wire y0, // Output 0
 output wire y1 // Output 1
);
 // Assign outputs based on select signal
 assign y0 = (sel == 0) ? din : 0;
 assign y1 = (sel == 1) ? din : 0;
endmodule



Exercises

Ex1: Design a tri-state buffer using verilog, simulate on ModelSim

Ex2: Design a 4:1 multiplexer using Verilog, simulate on ModelSim.

Ex3: Design a 1:4 De-multiplexer using Verilog, simulate on ModelSim.