

EE 719 MIXED SIGNAL VLSI DESIGN

PROJECT PART 4

Manideep Vudayagiri, 190070074




Figure 1: Layout of the Unit Cell




Figure 2: DRC




Figure 3: LVS