



PLL pre-layout: lock over the full 100 μs (one value per reference period, $N = 244$, 2.44 GHz)



First 20 μs (acquisition)

