


# {System}Verilog

Getting started with building your own CPUs



## ASIC Design Flow Overview with Synopsys Tools

Acknowledgements -

Abarajithan Gnaneswaran, Kithmin Wickremasinghe

Reference - ASIC Design Flow Tutorial by Varrie Duhaylungsod



**Skill Surf**

**SYNOPSYS®**  
Silicon to Software™

# Sec 1 - Overview of ASIC Flow

To design a chip, one needs to have an **Idea** about what exactly one wants to design. At every step in the ASIC flow the idea conceived keeps changing forms. The first step to make the idea into a chip is to come up with the **Specifications**.

**Specifications** are nothing but

- Goals and constraints of the design
- Functionality (what will the chip do)
- Performance figures like speed and power
- Technology constraints like size and space (physical dimensions)
- Fabrication technology and design techniques

## A Simple ASIC Design Flow for the Course Context

As specified above, the very first step of ASIC flow is design specification, which usually comes from the customer end, where one writes down the specification of the chip, basically the functionality which they want to develop in a chip. The whole design process is going through various design cycles and it generally takes 6 to 24 months to complete the design depending on the complexity inside the chip.

The complete ASIC design process can be divided into two parts.

- Front End Design (covered in the course up to now)
- Back End Design (covered in this tutorial)

### Front End Design:

Front end design process starts with the specification received from the customer end. The next step in the flow is to come up with the **Structural and Functional Description**. It means that at this point one has to decide what kind of architecture (structure) you would want to use for the design, e.g. RISC/CISC, ALU, pipelining etc. To make it easier to design a complex system; it is normally broken down into several subsystems. The functionality of these subsystems should match the specifications. At this point, the relationship between different subsystems and with the top level system is also defined. RTL (**Register Transfer Level**) design engineer converts the specification into an RTL code using the HDL (**Hardware Description Language**) generally either in Verilog or VHDL. Once the RTL code is written, RTL designer simulates the code in RTL Simulator and checks the functionality of the design. Once the functionality of code is correct and verified by the verification engineers and if there is no bug found, this RTL code is taken to the next stage which is **Logic Synthesis**.

### Back End Design:

This flow starts with RTL coding and ends with a GDS (**Graphic Data Stream**) II file which is the final output of back end design, so this complete flow is also known as RTL to GDSII (**RTL2GDSII**) flow. RTL code received from the front-end engineer is technology independent, now the next step is **Logic Synthesis** and afterwards **PnR**.

- **Logic Synthesis:**

In logic synthesis, a high-level description of the design (**RTL Code**) is converted into an optimized gate-level netlist or representation of a given standard cell library and certain design constraints. Now the code is in the form of a gate-level netlist of a particular standard cell library. LEC (**Logic Equivalence Check**) is required in this stage to make sure that there are no

logical changes occurring during the synthesis. During Logical Synthesis, we also get various reports on timing power and area of design. We also get an SDC (Synopsys Design Constraint) file in this stage which is used in the next stage. DFT (**Design For Testability**) Insertion is also done in this stage to verify the chip after fabrication is done. All this is done by Synthesis Tools such as **Design Compiler (Synopsys)**, **Blast Create (Magma)**, **RTL Compiler (Cadence)** etc.

- **Place and Route (PnR):**


The next step in the ASIC flow is the **Physical Implementation** of the Gate level Netlist. The Gate level Netlist is converted into geometric representation. The geometric design rules specified in the library. The design rules are nothing but guidelines based on the limitations of the fabrication process. Hence, Gate level Netlist after DFT Insertion and SDC file is taken as input for the PnR and based on standard cells library, PnR starts. The goal of PnR stage is to place all the standard cells, Macros and I/O pads with minimal area, with minimal delay and Route them together in such a way that there is no DRC (**Design Rule Check**) error. The final output of this stage is the layout of design in the form of **GDSII file which is the de facto standard of layout file** in the industry. This step is performed by tools such as **Blast Fusion (Magma)**, **IC Compiler (Synopsys)**, and **Encounter (Cadence)** etc.

PnR stage is a very challenging stage with large design cycle time depending on the complexity of a chip. This stage is further divided into various sub-stages. The main stages are starting from **Design Import**, followed by **Floor Plan**, **Power Plan**, **Placement**, **CTS (Clock Tree Synthesis)**, and **Routing**.

After routing we expect the design has met the timing and all DRC, But in the modern chip, it's not easy to close the design in this stage. So further we go to the **Sign Off** stage.


#### **Sign Off:**

If there are some timing violations in post route design, we have a further stage called ECO (**Engineering Change Order**) where we can fix the timing violations. Apart from timing violation, there may be issues like IR Drop, DRC Violations all these are fixed in this stage and a final layout file free from all the violation is streamed out in GDSII format. This process is known as tapeout in ASIC flow. This is the final design stage and a GDSII file is sent to the fabrication lab for the fabrication of the chip. After **fabrication**, the wafer is diced into individual chips. Each **Chip** is packaged and tested.



## Synopsys Tools and SAED 32nm EDK

We introduce Synopsys RTL design toolkit, which are VCS, Design Compiler, IC Compiler II, VCS RTL Verification solution.



### [DC Ultra: Concurrent Timing, Area, Power, and Test Optimization](#)

DC Ultra includes innovative topographical technology that enables a predictable flow resulting in faster time to results. Topographical technology provides timing and area prediction within 10% of the results seen post-layout enabling designers to reduce costly iterations between synthesis and physical implementation. DC Ultra also includes a scalable infrastructure that delivers 2X faster runtime on quad-core platforms.

### [IC Compiler II: Industry Leading Place and Route System](#)

IC Compiler II is a complete netlist-to-GDSII implementation system that includes early design exploration and prototyping, detailed design planning, block implementation, chip assembly and sign-off driven design closure. The foundation, architecture and implementation is based on novel, patented technologies and the software has been written using modern object-oriented languages and tools.

Synopsys Tools Documentation:

- [Design Compiler.pdf](#)
- [IC Compiler II.pdf](#)

SAED32\_EDK Documentation:

- [SAED32.28nm\\_Digital\\_Standard\\_Cell\\_Library\\_b100\\_01312012.pdf](#)
- [SAED32.28nm\\_Device\\_Formation\\_Rev\\_1.0.2\\_b100\\_01312012.pdf](#)
- [SAED32.28nm\\_Design\\_Rules\\_Rev\\_1.0.2\\_b100\\_01312012.pdf](#)
- [SAED32.28nm\\_Spice\\_Models\\_Rev\\_1.0.2\\_b100\\_01312012.pdf](#)

## Useful Linux Commands

Here are some useful Linux and bash commands that might be helpful for all of you when navigating the directories and files while using the Synopsys tools for this tutorial.

- > In Linux, the most important thing is to navigate through directories.
- > Directories end with a "/" while files do not.
- > Each directory (similar to a folder) and file is described by a path.
- > Absolute paths start with "/" from the root directory.
- > Relative paths start with "./" from the current directory.
- > The two most important directories are the following:
  - > "." current directory
  - > ".." upper directory
- > Some commands have flags "--" next to them.
- > Use the TAB button to autocomplete commands, filenames, and paths.

---

### NAVIGATING THROUGH DIRECTORIES

---

pwd

- Shows the current working directory

ls

- Displays the contents of the current directory
- It hides contents beginning with "."

ls -la

- Displays all the contents on a list format

cd <directory\_path>

- Changes the directory to <directory\_path>
- Similar to going to another folder
- For example, "cd .." returns to the upper directory

---

### MAKING, COPYING, AND REMOVING DIRECTORIES

---

mkdir <directory\_name>

- Creates a new directory with the name of <directory\_name>
- You can create multiple directories at the same time, just keep adding the paths of the new directories

cp -r <source1> <source2> <source3> ... <destination>

- Copies the directories <source1> <source2> <source3> to <destination>

- The "-r" flag is needed to recursively copy all of the contents inside the source directories
- You can copy multiple directories but the last path will always be the destination

```
rm -r <source1> <source2> <source3> ...
- Removes the directories <source1> <source2> <source3>
- The "-r" flag is needed to recursively remove all the contest inside the directories
- You can delete multiple directories at the same time
```

```
mv <source> <destination>
- Moves the directory <source> to <destination>
- Can also be used to rename the <source> directory
```

---

## MAKING, COPYING, AND REMOVING FILES

---

```
touch <filename.extension>
- Creates a file of any extension
```

```
cp <source1> <source2> <source3> ... <destination>
- Copies multiple files to a single destination
```

```
rm <source1> <source2> <source3> ...
- Removes multiple files
```

```
mv <source> <destination>
- Moves files from the <source> to the <destination>
- Can be used to renamed the <source> file
```

```
cat <filename>
- Displays the contents of a file
```

```
source <filename>
- Runs the contents of a file
```

```
vim <filename>
- Text editor to edit files
```

---

## BASIC VIM COMMANDS

---

```
i
- Press "i" to enter "insert mode" where you can write and delete text in your file.
- A "-- INSERT --" message will appear.
- Use ESC to exit insert mode.
```

```
/<term>
- Highlights all the instances of <term> inside the file.
- Use "n" to go to the next instance and "SHIFT + N" to return to the previous instance.

u
- Undoes work you have done on the file.

:set number
- Displays the line numbers at the left of the file.


:w
- Saves the file.

:q
- Quits and exists VIM.
- Only works if the file has been saved.
- Use ":q!" to quit and avoid saving changes.
```

## Sec 2 - Step by Step approach to ASIC Flow

In this Tutorial, you will learn how to do RTL (register transfer level) design to build your circuit with HDL (hardware description language) for EDA (electronic design automation). We will take the full\_adder circuit system verilog code that we developed in this course ([https://github.com/SkillSurf/systemverilog/blob/master/rtl/full\\_adder.sv](https://github.com/SkillSurf/systemverilog/blob/master/rtl/full_adder.sv)) and synthesize the RTL using the SAED 32nm EDK and Synopsys Design Compiler. Next, we will get the final layout after doing PnR using the Synopsys IC Compiler II. Finally, we will export the final .gds file and visualize it using kLayout.

This is the diagram and the .sv code of the full\_adder.



## Synthesize a RTL for ASIC with Synopsys Design Compiler

In this sub section of the tutorial, you will gain experience using Synopsys Design Compiler (DC) to perform hardware synthesis. A synthesis tool takes an RTL hardware description and a standard cell library as input and produces a gate level netlist as output. The resulting gate-level netlist is a completely structural description with standard cells only at the leaves of the design.

Internally, a synthesis tool performs many steps including high-level RTL optimizations, RTL to unoptimized boolean logic, technology independent optimizations, and finally technology mapping to the available standard cells. Good RTL designers will familiarize themselves with the target standard cell library so that they can develop an intuition on how their RTL will be synthesized into gates.

In this tutorial, you will use Synopsys Design Compiler to elaborate the RTL for our full\_adder circuit, set optimization constraints, synthesize the design to gates, and prepare various area and timing reports. You will also learn how to use the Synopsys Design Vision tool to visualize the synthesized design.

1. Make a folder called **0\_SysV\_<YourName>** in the Home directory (eg: **0\_SysV\_KithminR**). This is the folder inside which you will be saving all your practical files and doing your work.


**IMPORTANT: Please don't tamper with or copy files from anyone else's folders. PLEASE DON'T TURN OFF THE COMPUTERS!**

2. Type the following commands to make your ASIC\_flow working directory;

```
$ cd 0_SysV_<YourName>/
$ mkdir ASIC_flow_demo
$ cd ASIC_flow_demo/
```


Check your present working directory by typing 'pwd'.

```
$ pwd
```



3. The following project hierarchy will be used, where you can download files inside into your `ASIC_flow_demo/` folder from [Google Drive](#) or [Github](#). The last 3 folders will be created later while running the script.
  - a. `|-libs/` - This is the directory containing the 32nm library files used for the project
  - b. `|-input/rtl/` - Contains HDL source files (.sv and .v)
  - c. `|-scripts/` - Keeps a copy of DC scripts being executed
    - i. `|-scripts/icc` - Keeps a copy of ICC2 scripts being executed
  - d. `|-output/` - Design Compiler outputs
  - e. `|-log/` - Stores generated log files
  - f. `|-report/` - Design Compiler generated reports

4. Open the terminal from the `/ASIC_flow_demo` folder



## Environment Setup


To be filled (continue to the next section).

## Launching Synopsys Design Compiler

5. Launch the Synopsys Design Compiler shell from inside the /scripts folder, using the terminal.


```
$ cd scripts
```


```
$ dc_shell
```



6. Start DC by launching the GUI.

```
dc_shell > start_gui
```





## The TCL Instruction File

The Tool Command Language (TCL) instructions file contains a sequence of instructions we need to execute in the RTL compiler environment. Having it as a file is convenient because we don't need to type each and every command manually. While it is highly recommended you go through the following steps to understand what we are doing in the TCL file, one can skip to the [Completed TCL File](#) if they just want to copy-and-paste. You can open up the [run\\_dc.tcl](#) file which looks like this.

```

#!/***** DC Compile Script for Synopsys Tools ****/
#/*
#/* dc shell-t -f run_dc.tcl
#/* SAED 32nm
#/*
#***** */

#/* Top-level Module
set top_module full_adder

#/* All verilog .sv files should be placed inside rtl */
set rtlPath ..\input\rtl\

#/* The name of the clock pin. If no clock-pin
#/* exists, pick anything
set my_clock_pin clk

#/* Target frequency in MHz for optimization
set my_clk_freq_MHz 1000

#/* Delay of input signals (Clock-to-Q, Package etc.)
set my_input_delay_ns 0.1

#/* Reserved time for output signals (Holdtime etc.)
set my_output_delay_ns 0.1

#/* No modifications needed below
#/*
#***** */

exec mkdir -p ..\log ..\output ..\report

set PDKDIR /home/aedc4/libs/tsmc_32nm/SAED32_EDK
set SAED32_EDK /home/aedc4/libs/tsmc_32nm/SAED32_EDK/lib
set synopsys /home/aedc4/Apps/syn/T-2022.03-SP3-1

set search_path [concat $search_path $SAED32_EDK]
set search_path [concat $search_path $SAED32_EDK/stdcell.hvt $SAED32_EDK/stdcell.hvt/db/nldm]
set search_path [concat $search_path ${synopsys}/libraries/syn ${synopsys}/dw/syn_ver ${synopsys}/dw/sim_ver]


set link_library [set target_library [concat [list saed32hvt_ss0p7v125c.db] [list dw.foundation.sldb]]]
set synthetic_library [list dw.foundation.sldb]
set target_library "saed32hvt_ss0p7v125c.db"

#Compiler directives
set compile_effort "low"
set compile_no_new_cells_at_top_level false
set hdlin_auto_save_templates false
set wire_load_mode enclosed
set timing_use_enhanced_capacitance_modeling true
set verilogout_single_bit false

```

## Writing the TCL file (Line by Line)


To be filled (continue to the next section).



```
#*****  
#/* DC Compile Script for Synopsys Tools */  
#/* dc_shell -f run_dc.tcl */  
#/* SAED EDK 32nm */  
#*****  
  
#/* Top-level Module - MODIFY as required */  
set top_module full_adder  
  
#/* All verilog .sv files should be placed inside rtl */  
set rtlPath "../input/rtl"  
  
#/* The name of the clock pin. If no clock-pin */  
#/* exists, pick anything */  
set my_clock_pin clk  
  
#/* Target frequency in MHz for optimization */  
set my_clk_freq_MHz 1000  
  
#/* Delay of input signals (Clock-to-Q, Package etc.) */  
set my_input_delay_ns 0.2  
  
#/* Reserved time for output signals (Holdtime etc.) */  
set my_output_delay_ns 0.2  
  
# MODIFY as required - aedc4 might need to change  
set PDKDIR /home/aedc4/libs/tsmc_32nm/SAED32_EDK  
set SAED32_EDK /home/aedc4/libs/tsmc_32nm/SAED32_EDK/lib  
set synopsys /home/aedc4/Apps/syn/T-2022.03-SP5-1  
  
#*****  
#/* No modifications needed below */  
#*****
```

## Running the TCL Instruction File (Line by Line)

7. You can copy cells line by line and execute them on the dc\_shell terminal as shown below.  
*dc\_shell >*



8. Note that before running the commands, there are some things that might need to be modified. For example, check the `run_dc.tcl` script to make sure the following file paths are correctly specified. If not, please change the paths by using the `pwd` command inside the folders.

```
$ pwd
```

```
/* Top-level Module - MODIFY as required */
set top_module full_adder

# MODIFY as required - aedc4 might need to change
set PDKDIR /home/aedc4/libs/tsmc_32nm/SAED32_EDK
set SAED32_EDK /home/aedc4/libs/tsmc_32nm/SAED32_EDK/lib
set synopsys /home/aedc4/Apps/syn/T-2022.03-SP5-1
```

For some machines;

```
set synopsys /home/aedc4/synopsys/apps/syn/T-2022.03-SP5-1
```

## Running the TCL Instruction File from the Terminal

9. Once you have made the above adjustments based on the machine you are using, you can also run the entire `run_dc.tcl` file from the terminal as well. You can use the command;

```
$ dc_shell-t -f run_dc.tcl
```

```

#!/*****+
#/* DC Compile Script for Synopsys Tools */
#/*
#/* dc_shell-t -f run_dc.tcl
#/*
#/* SAEED EDK 32nm
#/*
#*****+
#/* Top-level Module - MODIFY as required
set top_module full_adder

#/* All verilog .sv files should be placed inside rtl */
set rtlPath "../input/rtl/"

#/* The name of the clock pin. If no clock-pin
#/* exists, pick anything
set my_clock_pin clk

#/* Target frequency in MHz for optimization
set my_clk_freq_MHz 1000

#/* Delay of input signals (Clock-to-Q, Package etc.)
set my_input_delay_ns 0.1

#/* Reserved time for output signals (Holdtime etc.)
set my_output_delay_ns 0.1

# MODIFY as required - aedc4 might need to change
set PDKDIR /home/aedc4/libs/tsmc_32nm/SAED32_EDK
set SAED32_EDK /home/aedc4/libs/tsmc_32nm/SAED32_EDK/lib
set synopsys /home/aedc4/Apps/syn/T-2022.03-SP5-1

#*****+
#/* No modifications needed below
#*****+
exec mkdir -p .. /log .. /output .. /report

set search_path [concat $search_path $SAED32_EDK]
set search_path [concat $search_path $SAED32_EDK/stdcell_hvt $SAED32_EDK/stdcell_hvt/db nldm]
set search_path [concat $search_path ${synopsys}/libraries/syn ${synopsys}/dw/syn_ver ${synopsys}/dw/sim_ver]

set link_library [set target_library [concat [list saed32hvt_ssop7v125c.db] [list dw_foundation.sldb]]]
set synthetic_library [list dw_foundation.sldb]
set target_library "saed32hvt_ssop7v125c.db"

#Compiler directives
set compile_effort "low"
set compile_no_new_cells_at_top_level false
set hdlin_auto_save_templates false
set wire_load_mode enclosed
set timing_use_enhanced_capacitance_modeling true

```

## Analyzing the Compiled RTL Netlist through Design Compiler

10. Check your present working directory by typing 'pwd'.


\$ pwd

```


# Write Out Design and Constraints - Hierarchical
current_design Stop.module
Current design is 'full_adder'.
(full_adder)
change_names -rules verilog -hierarchy
1
write -format verilog -hierarchy -output ../../output/${top_module}.out.v
1
write -format ddc -output ../../output/${top_module}.out.ddc
Writing ddc file './output/full_adder.out.ddc'.
1
write_sdc ../../output/${top_module}.sdc
1
# Write Reports
report_port > ./report/${top_module}.port.rpt
report_area > ./report/${top_module}.area.rpt
report_cell > ./report/${top_module}.cell.rpt
report_reference > ./report/${top_module}.area_reference.rpt
report_power > ./report/${top_module}.power.rpt
report_timing -path full -max_paths 100 -nets -transition_time -capacitance -significant_digits 3 -nosplit > ./report/${top_module}_timing.rpt
report #0
gui start
Current design is 'full_adder'.
4.1.1
#quit

```


Create the Schematic of your compiled netlist



## Look at the top\_level module of the design




Double-click the top-level module to look inside the design and see the connections.



You can exit the GUI after you have looked at the schematic.

*dc shell > exit*



11. You can find the synthesized verilog netlist file full\_adder.out.v inside the output/ folder, which should look like this




The screenshot shows a terminal window titled "full\_adder.out.v". The code displayed is a Verilog implementation of a full adder. It includes header information from Synopsys DC Expert, defines input ports (a, b, ci), output ports (sum, co), and internal wires (n2, n3, n4, n5). The logic is implemented using basic gates: U4 (XOR3X2\_HVT) takes inputs .A1(b), .A2(a), .A3(ci) and outputs .Y(sum); U5 (NAND2X0\_HVT) takes inputs .A1(n2), .A2(n3) and outputs .Y(co); U6 (NAND2X0\_HVT) takes inputs .A1(a), .A2(b) and outputs .Y(n2); U7 (NAND2X0\_HVT) takes inputs .A1(n5), .A2(ci) and outputs .Y(n3); U8 (XNOR2X2\_HVT) takes inputs .A1(n4), .A2(a) and outputs .Y(n5); U9 (INVX32\_HVT) takes input .A(b) and outputs .Y(n4). The code concludes with an "endmodule" statement.

```
full_adder.out.v
// Created by: Synopsys DC Expert(TM) in wire load mode
// Version    : T-2022.03-SP5-1
// Date      : Tue Apr  4 14:25:03 2023
// 
// module full_adder ( a, b, ci, sum, co );
//   input a, b;
//   output sum, co;
//   wire  n2, n3, n4, n5;
//
//   XOR3X2_HVT U4 ( .A1(b), .A2(a), .A3(ci), .Y(sum) );
//   NAND2X0_HVT U5 ( .A1(n2), .A2(n3), .Y(co) );
//   NAND2X0_HVT U6 ( .A1(a), .A2(b), .Y(n2) );
//   NAND2X0_HVT U7 ( .A1(n5), .A2(ci), .Y(n3) );
//   XNOR2X2_HVT U8 ( .A1(n4), .A2(a), .Y(n5) );
//   INVX32_HVT U9 ( .A(b), .Y(n4) );
// endmodule
```

## Analyzing the Compiler Reports

12. You can also go inside the report/ folder to find the different reports generated during the synthesis process of the full adder circuit. Each of the reports contain information about
  - a. Ports
  - b. Area
  - c. Power
  - d. Timing
  - e. No. of Cells



## Place and Route in IC Design with Synopsys IC Compiler II


In this sub section of the tutorial, you will gain experience transforming a gate-level netlist into a placed and routed layout using Synopsys IC Compiler II (ICC2). ICC takes a synthesized gate-level netlist and a standard cell library as input, then produces layout as an output.

The first goal of a Place and Route (PnR) tool is to determine where each gate should be located on the physical chip (the placement portion of place and route). This process leverages heuristic algorithms to group related gates together in hopes of minimizing routing congestion and wire delay. Typically PnR tools will focus their effort on minimizing the delay through the critical path, and to this end will resize gates, insert new buffers, and even perform local re-synthesis. Additionally, PnR tools often have secondary algorithms to help reduce area for non-critical paths. After the placement, ICC will attempt to route the design while minimizing wire delay. Along with the routing, PnR tools often handle clock tree synthesis, power routing, and block level floorplanning.

For this tutorial, we will generate a layout for the gate-level netlist of the full\_adder circuit synthesized in the previous section. Once the netlist has successfully been placed and routed, you should be able to see all the instantiated standard cells and routed metals of the physical implementation. We will then use the kLayout to visualize the layout of your final placed and routed design.

### Launching Synopsys IC Compiler II

13. Go inside the folder scripts/ic2/ and launch the IC Compiler II shell using the command `icc2_shell`  
`$ cd icc`



The screenshot shows a Linux desktop environment with a terminal window open. The terminal window title is "icc2" and it contains the following command and its output:

```
aedc4@computerlab-pc4:~/0_SysV_KithminR/ASIC_flow_demo/scripts/icc2 - 
File Edit View Search Terminal Help
report.area > ./report/$!{top module}.area.rpt
report.cell > ./report/$!{top module}.cell.rpt
report.reference > ./report/$!{top module}.area.reference.rpt
report.power > ./report/$!{top module}.power.rpt
report.timing -path full -max_paths 100 -nets -transition_time -capacitance -significant_digits 3 -nosplit > ./report/$!{top module}.timing.rpt
# start GUI
gui.start
Current design is 'mvm_uart_system'.
4.1.1.
quit
dc_shell> Current design is 'mvm_uart_system'.
dc_shell> pwd
/home/aedc4/0_SysV_KithminR/ASIC_flow_demo/scripts
dc_shell> exit

Memory usage for this session 192 Mbytes.
Memory usage for this session including child processes 192 Mbytes.
CPU usage for this session 14 seconds ( 0.00 hours ).
Elapsed time for this session 53 seconds ( 0.01 hours ).

Thank you...
[aedc4@computerlab-pc4 scripts]$ cd icc2
[aedc4@computerlab-pc4 icc2]$
```

The terminal window is part of a desktop environment with a menu bar at the top. The desktop background is light gray. There are other windows visible in the taskbar, including "scripts", "run\_dc.tcl", and "aedc4@computerlab-pc4".

#### 14. Start ICC2 by launching the GUI.

*icc2\_shell > start\_gui*

```

aedc4@computerlab-pc4:~/0_SysV_KithminR/ASIC_flow_demo/scripts/icc2 - 
File Edit View Terminal Help
[ae...@computerlab-pc4 icc2]$ icc2 shell
info: [WCS SAVE RESTORE INFO] ASLR (Address Space Layout Randomization) is detected on the machine. To enable 'save' functionality, ASLR will be switched off and simv re-executed.
Please use '-no_save' simv switch to avoid this.

IC Compiler II (TM)

Version U-2022.12 for linux64 - Dec 11, 2022
This release has significant feature enhancements. Please review the Release Notes associated with this release.


Copyright (c) 1988 - 2022 Synopsys, Inc.
This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, or distribution of the software is strictly prohibited without licensed products communicating with Synopsys servers for the purpose of providing software updates, detecting software piracy and verifying that customers are using Licensed Products. Synopsys will use information gathered in connection with this process to deliver software updates and pursue software pirates and infringers.

Inclusivity & Diversity - Visit SolvNetPlus to read the "Synopsys Statement on Inclusivity and Diversity" (Refer to article 000036315 at https://solvnetplus.synopsys.com)
icc2_shell> start_gui

```

## Creating a Library

15. We begin with creating a library for our project, within which we can create multiple blocks. The library needs to be built using a specific PDH, which in our case will be SAED32\_EDK. You can find the documentation about this PDK on the Synopsys Tools Section. Click the option shown to start creating a library.



16. Note that before running the commands, there are some things that might need to be modified. For example, check the `icc2.tcl` script to make sure the following file paths are correctly specified. If not, please change the paths by using the `pwd` command inside the folders.

`$ pwd`

```

# MODIFY as required

 $\#/*$  Top-level Module  $*/$ 
set top_module full_adder

 $\#/*$  Library Name  $*/$ 
set library_name fa_icc2

set PDKDIR /home/aedc4/libs/tsmc_32nm/SAED32_EDK
set SAED32_EDK /home/aedc4/libs/tsmc_32nm/SAED32_EDK/lib
set synopsys /home/aedc4/Apps/syn/T-2022.03-SP5-1

set search_path [concat $search_path $SAED32_EDK/stdcell_hvt
$SAED32_EDK/stdcell_hvt/db_nldm]
set link_library {* saed32hvt_ss0p7v125c.db}
set_app_options -list {lib.configuration.default_flow_setup
{}};
set_app_options -list {lib.configuration.output_dir {CLIBs}}
set_app_options -list {lib.configuration.lef_site_mapping {}}
set_app_options -list {lib.configuration.process_label_mapping
{}}
set_app_options -list {lib.configuration.display_lm_messages
{false} }

#-----
# Create Library
#-----

create_lib -ref_libs
{/home/aedc4/0_SysV_KithminR/ASIC_flow_demo/libs/saed32nm_hvt_1p
9m.lef} -technology
{/home/aedc4/0_SysV_KithminR/ASIC_flow_demo/libs/saed32nm_1p9m_mw
.tf $library_name}

read_parasitic_tech -name {parasitics} -tlup
{/home/aedc4/0_SysV_KithminR/ASIC_flow_demo/libs/saed32nm_1p9m_C
max.tluplus} -layermap
{/home/aedc4/0_SysV_KithminR/ASIC_flow_demo/libs/saed32nm_tf_itf
_tluplus.map}

```

17. Compile all the commands one after the other, as listed in the [icc2.tcl](#) file up until the Create Library commands as shown above. The library will be named as [fa\\_icc2](#).

The active view does not have mouse tools

## IC Compiler II

```

icc2 shell> start gui
icc2 shell> set search path (* /home/aedc4/libs/tsmc_32nm/SAED32_EDK/lib/stdcell_hvt/db_nldm
* /home/aedc4/libs/tsmc_32nm/SAED32_EDK/lib/stdcell_hvt/db_nldm
icc2 shell> set link library (* saed32hvt_ss0p7v125c.db)
* saed32hvt_ss0p7v125c.db
icc2 shell> set app options -list {lib.configuration.default_flow_setup {}}
lib.configuration.default_flow_setup {}
icc2 shell> set app options -list {lib.configuration.output_dir {CLIBs}}
lib.configuration.output_dir CLIBs
icc2 shell> set app options -list {lib.configuration.lef_site_mapping {}}
lib.configuration.lef_site_mapping {}
icc2 shell> set app options -list {lib.configuration.process_label_mapping {}}
lib.configuration.process_label_mapping {}
icc2 shell> set app options -list {lib.configuration.display_lm_messages {false}}
lib.configuration.display_lm_messages false
icc2 shell> create.lib -ref lib (/home/aedc4/0_SysV_KithminR/ASIC_flow_demo/libs/saed32nm_hvt_lp9m.lef) -technology /home/aedc4/0_SysV_KithminR/ASIC_flow_demo/libs/saed32nm_lp9m_mv.tff (FILE-007)
Information: Loading technology file '/home/aedc4/0_SysV_KithminR/ASIC_flow_demo/libs/saed32nm_lp9m_mv.tff' (FILE-007)
...Created 2 lib groups
... 2 cell libraries to build.

Log History
Console x Script Editor x
Ready
hminR/ASIC_flow_demo/libs/saed32nm_lp9m_Cmax.tlplus} -layermap{/home/aedc4/0_SysV_KithminR/ASIC_flow_demo/libs/saed32nm_tf_itf_tlplus.map}
1
icc2 shell>

```

Log History

Console x Script Editor x

Ready

Applications Places IC Compiler II - BlockWindow.1 - Design Planning

Recent Home Documents Downloads Music Pictures Videos Trash + Other Locations


File Task Create View Select Highlight Schematic Window Help

View Settings


The active view does not have any view specific settings.

Tue 14:05


18. We can get started with creating our block now. Use the “Create a new block” functionality given in the GUI.




Choose the Read Flat Verilog File option, where you can open the [full\\_adder.out.v](#) file in this window as shown below and name the top module as shown. Press Apply.



You will see some cells are imported as seen below.




Save your project block as shown.




## Design Floor and Power Planning Task

19. We will now go through the sequence of steps involved in the Design Planning Tasks, starting with Floor Planning and then moving on to Power planning. Use the windows to follow the options given, which are quite self explanatory. Floor planning sets up the core block inside for the cell placements and the space between the core and die for the power rings.



After Floor Planning, You should choose the Connect PG Net option under Logical Connections and then move into Power planning.



The next few steps outline how to create the VDD and VSS rings around the core.

**Task Assistant - Design Planning**

**Pattern name:** ring\_pattern

**Net:** VDD VSS

**Layer name:** M1

**Width list:** 1.5

**Spacing list:** 0.5

**Track alignment:** No alignment

**Side width:** side width : width of each side in the PG ring pattern

**Side spacing:** side spacing : spacing of each side in the PG ring pattern

**Side layer:** side layer : layer of each side in the PG ring pattern

**Via rule:** via\_rule : via rule within this PG ring pattern

**Apply | Script | Default | Help**

**Tasks**

- Design Planning
  - PG Planning
    - Overview
    - Examples
      - Center Aligned Vias
      - Bridging Straps
      - Via Bridging
      - Tapering Straps
      - Checkerboard Vias
      - Power Switch Insertion
      - PG Prototyping
      - Logical Connections
      - Via Master Rule
      - Mesh Pattern
      - Ring/Hard Macro/Std Cell Pattern
      - Special Pattern
      - PG Region
      - Strategy
        - Create PG
        - QoR Analysis
        - Power Network Analysis
    - Clock Trunk Planning
      - Overview
      - Manual Planning
      - Automatic Planning
    - Pin Assignment
      - Overview
      - Block Pin Constraints
      - Individual Pin Constraints
      - Bundle Pin Constraints

**Console**

```
# Power Rings
# ...
connect_pg_net -automatic -all_blocks
create_net -power {VDD}
create_net -ground {VSS}
```

**Tcl**

No Grid XY 12.665, 10.611 No Selection

"icc2.tcl" selected (4.0 kB)

**Task Assistant - Design Planning**

**Strategy name:** core\_ring

**Routing area:**

- Core
- Design boundary
- PG region
- Hard macro
- Polygon

**Enter pattern(s):**

**Pattern:** (name : ring\_pattern) (nets : {VDD VSS}) (offset : {0.5 0.5})

**Blockage:** blockage : blockage option of this strategy

**Extension:** extension : extension option of this strategy

**set\_pg\_strategy core\_ring <core>-pattern {{name : ring\_pattern}{nets : {VDD VSS}}{offset : {0.5 0.5}}}**

**Apply | Script | Default | Help**

**Tasks**

- Design Planning
  - PG Planning
    - Overview
    - Examples
      - Center Aligned Vias
      - Bridging Straps
      - Via Bridging
      - Tapering Straps
      - Checkerboard Vias
      - Power Switch Insertion
      - PG Prototyping
      - Logical Connections
      - Via Master Rule
      - Mesh Pattern
      - Ring/Hard Macro/Std Cell Pattern
      - Special Pattern
      - PG Region
      - Strategy
        - Create PG
        - QoR Analysis
        - Power Network Analysis
    - Clock Trunk Planning
      - Overview
      - Manual Planning
      - Automatic Planning
    - Pin Assignment
      - Overview
      - Block Pin Constraints
      - Individual Pin Constraints
      - Bundle Pin Constraints


**Console**

```
# Power Rings
# ...
connect_pg_net -automatic -all_blocks
create_net -power {VDD}
create_net -ground {VSS}
```

**Tcl**


No Grid XY 10.761, 11.675 No Selection

"icc2.tcl" selected (4.0 kB)




After successfully completing these above steps, you should be able to see the floor plan with the power rings as shown below. The cells have not been placed yet.


**Note:** Feel free to explore the different options in the settings given.



Next, you must start using the PG Prototyping option to do some special routing in between the VDD and VSS rings. Here we use the polygon option, so choose to route using this option. It will select the coordinate of the polygon you draw on the layout screen as shown below.



You should get something like this.



Finally, you can start the Pin Assignment.

```

Applications Places IC Compiler II - BlockWindow.1 - Design Planning - fa_icc2full_adder.design [write]
    Open Save ... x
    icc2.tcl ~0_SysV_KithminR/ASIC_Row_demo/scripts/icc2
    Tue 14:52
    Task Assistant - Design Planning
    Placement Global Route Show Connection
    Pin Assignment->Place Pin/Global Route/Congestion
    Layer range 2
    Pin range 10.00
    Place only top level ports
    Use existing routing
    Ports VDD VSS a b c i o sum
    Pins Enter pattern(s)
    Cells Enter pattern(s)
    Nets Enter pattern(s)
    Exclude nets Enter pattern(s)
    Nets to exclude from routing Enter pattern(s)
    Apply Script Default Help
    Tcl Tab Width: 8 Ln 65, Col 27 INS
    [AnyDesk] icc2 aed4@computerlab-pc4:~/0_SysV_... IC Compiler II - BlockWindow.1 - De... icc2.tcl (~0_SysV_KithminR/... Task Assistant - Design Planning
    "icc2.tcl" selected (4.0 kB)

```

## Placement Task


20. The last task before starting routing, is the placement task. You should select Placement from the Task menu in order to use this.

```

Applications Places IC Compiler II - BlockWindow.1 - Placement - fa_icc2full_adder.design [write]
    Open Save ... x
    icc2.tcl ~0_SysV_KithminR/ASIC_Row_demo/scripts/icc2
    Tue 14:59
    Task Assistant - Placement
    Placement
    Create Placement Coarse placement create_placement
    Legalize Placement Incrementally refine cell placements to be legal
    Reset Placement Unplace all standard cells
    Optimize Place and Optimize placement and placement-based optimization
    Create Placement
        Create hard macros
        Floorplanning placement
        Incremental placement
        Placement effort medium
        Congestion effort medium
        From host_options_name : Host options to use
        Host options host_options_name : Host options to use
    Tcl Tab Width: 8 Ln 45, Col 1 INS
    [AnyDesk] icc2 aed4@computerlab-pc4:~/0_SysV_... IC Compiler II - BlockWindow.1 - De... icc2.tcl (~0_SysV_KithminR/... Task Assistant - Placement Create Placement
    "icc2.tcl" selected (4.0 kB)


```

You will see the cells get placed inside the core after you successfully complete this step.




## Routing Task

21. Last part is to do the routing task. We will use the auto routing option.



You will see the final layout look like this for our full\_adder place and route flow.



## The TCL Instruction File

To be filled (continue to the next section).

```

icc2.tcl

#*****
#** ICC2 Compiler Script for Synopsys
#*/
#*/
#** icc2_shell -f icc2.tcl
#*/
#*/
#** SAED EDK 32nm
#***** */

# MODIFY as required

#/* Top-level Module */
set top_module full_adder

#/* Library Name */
set library_name fa_icc2

set PDKDIR /home/aedc4/libs/tsmc_32nm/SAED32_EDK
set SAED32_EDK /home/aedc4/libs/tsmc_32nm/SAED32_EDK/lib
set synopsys /home/aedc4/Apps/syn/T-2022.03-SP5-1

set search_path [concat $search_path $SAED32_EDK/stdcell_hvt
$SAED32_EDK/stdcell_hvt/db_nldm]
set link_library {* saed32hvt_ss0p7v125c.db}
set_app_options -list {lib.configuration.default_flow_setup {}};
set_app_options -list {lib.configuration.output_dir {CLIBs}}
set_app_options -list {lib.configuration.lef_site_mapping {}}
set_app_options -list {lib.configuration.process_label_mapping {}}
set_app_options -list {lib.configuration.display_lm_messages {false}};

#-----
# Create Library
#-----
```

## Running the TCL Instruction File from the Terminal (Line by Line)

22. You can copy cells line by line and execute them on the `icc2_shell` terminal as shown below.

*icc2 shell >*

The screenshot shows two windows related to IC Compiler II:

- Terminal Window (Left):** A command-line interface for the ICC2 Compiler Script for Synopsys. The script includes setup commands for PDKDIR, search paths, and various configuration options like flow setup, site mapping, and process label mapping. It also handles library creation, floorplanning, and netlist generation.
- Design Planning Window (Right):** The main IC Compiler II interface. The title bar reads "IC Compiler II - BlockWindow.1 - Design Planning". The menu bar includes File, Task, Edit, Create, View, Select, Highlight, Schematic, Window, Help. The main area displays the same script content as the terminal window. Below the main area are tabs for Log, History, and Script Editor. The status bar at the bottom indicates "Tcl Tab Width: 8 Ln 11 Col 1 INS".

23. When you get to running the PG special routing part, make sure to complete this section manually for different cells, since it uses the polygon coordinate you draw on the layout screen. You can also change the polygon coordinate on the `icc2.tcl` script as well, if you plan to keep using the script to build the IC.

The screenshot shows a terminal window with a dark theme, displaying a TCL script for an ASIC flow. The script includes various commands for creating mesh patterns, setting app options, and performing placement and routing. The window has tabs at the bottom labeled 'Tcl', 'Tab Width: 8', 'Ln 68, Col 1', and 'INS'. The status bar at the bottom right indicates 'run\_dc.tcl selected (4.3 kB)'.

```
*icc2.tcl
-v0.SyV_KithmriR/ASIC_flow_demo/scripts/icc2
horizontal_width {1.5} -horizontal_spacing {0.5} \
vertical_layer {0} -vertical_width {1.5} -vertical_spacing {0.5}
set_pg_strategy core_ring
-pattern {{name: ring pattern} \
(nets: {VDD VSS}) {offset: {0.5 0.5}} } -core
compile_pg -strategies core_ring

# This will need to be done MANUALLY
create_pg mesh pattern mesh_pattern -layers { {(horizontal_layer: M1) (width: 0.75) (pitch: 15) (spacing: interleaving)} \
{(vertical_layer: M2) (width: 0.84) (pitch: 33.6) (spacing: interleaving)} }
set_pg_strategy mesh_strategy -polygon {{1.000 4.880} {16.144 11.990}} -pattern {{pattern: mesh_pattern} \
(nets: {VDD VSS}) {clockmacro: all}}
create_pg strategy std cell pattern -mesh
set_pg_strategy std cell strategy -polygon {{1.000 4.880} {16.144 11.990}} -pattern {{pattern: \
std cell pattern}(nets: {VDD VSS})}
compile_pg -ignore_via_drc

# -----
# Pin I/O - MODIFY the pins as required
#
set_app_options -name plan_pins_incremental -value true -block [current_block]
set_app_options -name plan_pins_layer_range -value 5 -block [current_block]
set_app_options -name plan_pins_pin_range -value 10.00 -block [current_block]
place_pins -self_ports {clk rstn rx tx}

save_lib -all

# -----
# Placement
#
set_app_options -name place.coarse_fix hard_macros -value false
set_app_options -name plan.place.auto_create_blockages -value auto
create_placement -floorplan -timing driven
save_lib -all

# -----
# Route
#
#clock_opt
route_auto -max_detail_route_iterations 5
save_block $library_name:$top_module

save_lib -all

write_gds -hier all ${top_module}.gds

start_gui

#exit
```

24. Place the 5 pins of the , either manually or modify the highlighted line appropriately.

```

* Applications Places Text Editor
* Open *icc2.tcl ~0_SysV_KithminR/ASIC_flow_demo/scripts/icc2
Save - x
Wed 01:03
① R -horizontal_width {1.5} -horizontal_spacing {0.5} \
-vertical_layer M2 -vertical_width {1.5} -vertical_spacing {0.5}
set_pg_strategy core_rin
② H -horizontal_width {1.5} -vertical_spacing {0.5} \
(nets: {VDD VSS}) (offset: {0.5 0.5}) -core
③ C compile_pg -strategies core_rin
④ # This will need to be done MANUALLY
create_pg_mesh pattern mesh pattern -layers { {{horizontal_layer: M1} {width: 0.75} {pitch: 15} {spacing: interleaving}} { {vertical_layer: M2} {width: 0.84} {pitch: 33.6} {spacing: interleaving}} }
set_pg_strategy mesh_strategy -polygon {{1.000 4.880} {16.144 11.990}} -pattern {{pattern: mesh_pattern} {nets: {VDD VSS}}}
⑤ P std_cell_pattern(macro: all)
create_pg_std_cell_coma_pattern std_cell_pattern
set_pg_strategy std_cell_strategy -polygon {{1.000 4.880} {16.144 11.990}} -pattern {{pattern: std_cell_pattern} {nets: {VDD VSS}}}
compile_pg -ignore_via_drc
⑥ T
⑦ # Pin I/O - MODIFY the pins as required
#
# -----
# Place
#
set app_options -name plan.pins.incremental -value true -block [current_block]
set_app_options -name plan.pins.layer_range -value 5 -block [current_block]
set app_options -name plan.pins.pin_range -value 10.00 -block [current_block]
place_pins -self_ports {clk rsth rx tx}
save_lib -all
# -----
# Route
#
# -----
#clock_opt
route_auto -max_detail_route_iterations 5
save_block $library_name:$top_module
save_lib -all
write_gds -hier all ${top_module}.gds
start_gui
#exit

```

Tcl ▼ Tab Width: 8 ▼ Ln 81, Col 1 ▼ INS

[AnyDesk] scripts \*icc2.tcl (~0\_SysV\_KithminR/ASIC... aedct@computerlab-pc4:~/0\_SysV...

fun\_dc.tcl selected (4.3 kB)

25. Once you have made the above adjustments based on the machine you are using, you should be able to also run the entire `icc2.tcl` file from the terminal as well. You can use the command;

`$ icc2_shell -f icc2.tcl`


## GDSII file export and visualization using kLayout (or GDS3D)

You can install the necessary software using the links given below.

[kLayout - Download or Build Yourself](#)

[GDS3D - An application used for rendering IC \(chip\) layouts in 3D.](#)

For users of AnyDesk, you can download the files back into your own computer as follows.



Although a comparatively simple piece of software, a layout **viewer** is not only just a tool for the chip design engineer. Today's design's complexity requires not only a simple "viewer". Rather, a **viewer** is the microscope through which the engineer looks at the design.

There are numerous viewers available, but sadly there are not many which satisfy a few basic requirements. Most of them are commercial and expensive. If there is a need for a simple, yet powerful viewer - here it is.

The main objective was to focus on the basic functionality but adding some useful features that many, even commercial viewers don't have.

First, rarely any tool allows two or even more layout files over each other. It often happens that you receive some layers in one file, the other layers in another. Some tools allow you to load multiple layouts and switch between the windows. Well, this may help - but still the possibility of overlaying two layouts offers much more comfort.

Sadly, almost no viewer is really precise. There is not much more annoying than a layout that changes when you zoom into it. Or placeholder shapes appearing at some zoom level and disappearing at the next, cell labels that cannot be caught because they jump around when you try to zoom them into view, and many other surprising ways or creative interpretation and optimization. This viewer shows the design as it is.

Only some viewers are allowed to make layers "transparent". Only this way, a stack of layers can be visualized effectively. In addition, this viewer can animate layers to make them blink or scroll the fill pattern. Animation is a good tool to highlight certain layers.


This viewer allows the user to display a layer "marked" by drawing a small cross on all shapes. There is no better way to visualize the distribution of a set of sparse error markers on a dense layout!

All comes wrapped in a nice, Qt based state of the art GUI. Usage of the viewer is simple and is similar to that of other tools.

Starting with version 0.15, KLayout is also an **editor** that allows users to change GDS and OASIS files and create them from scratch. See the release notes and the [editor mode quickstart manual](#) for a more detailed description. With version 0.22, parameterized cells became available in KLayout. See About PCell's for details about that feature.

In kLayout, you can follow these steps to change the scaling factor after copying and pasting the Layout views of the cells. First of all, deselect the first 4-5 layers which correspond to the metal interconnects and power rings etc. Next, select all the cells you want and press 'Q' for properties. In the properties window, you will see an option to increase the scaling factor from 1 to 10. Keep doing this for each of the cells, where the right arrow on the bottom will allow you to move from cell to cell.

The final GDSII file will look like this.



## Sec 3 - Assignment 3

In this Assignment, you have to take the Matrix Vector Multiplier UART System final verilog code (<https://github.com/SkillSurf/systemverilog/tree/master/rtl>), and synthesize the RTL using the SAED 32nm EDK and Synopsys Design Compiler. Next, you must get the final layout after doing PnR using the Synopsys IC Compiler II. You are free to vary the 4 parameters R, C, W\_X, W\_K, but include the final selection of parameters in the submission (suggested to use {2,2,2,2}). Finally, you have to export the final .gds file and visualize it using kLayout (<https://www.klayout.de/build.html>).

### Hints:

1. Copy all the .sv and .v files inside above github link into the “*input/rtl/*” folder
2. In, *run\_dc.tcl*, change name of top module and uncomment to this line below during synthesis

```

define_design_lib WORK -path .template

# read RTL
#analyze -format sverilog [glob ${rtlPath}*.sv] > ./log/1.${top_module}_analyse.log
analyze -format verilog [glob ${rtlPath}*.v] > ./log/1.${top_module}_analyse.log
elaborate $top_module > ./log/2.${top_module}_elaborate.log
current_design $top_module
check_design > ./log/3.${top_module}_check_design.rpt

# Link Design
link
uniquify

# Default SDC Constraints (can be an sdc file)
set my_period 0.7

```

3. Open the *mvm\_uart\_system.out.v* file inside “*output/*” folder to make sure the file was synthesized correctly. You can check this on the DC Design Vision gui as well.


```
/// Created by: Synopsys DC Expert(TM) in wire load mode
// Version   : T-2022.03-SP5-1
// Date     : Wed Apr 5 00:46:48 2023
////////////////////////////////////////////////////////////////

module mvm_uart_system ( clk, rstn, rx, tx );
  input clk, rstn, rx;
  output tx;
  wire s_valid, s_ready, m_valid, UART_RX_n140, UART_RX_n139,
    UART_RX_n138, UART_RX_n137, UART_RX_n136, UART_RX_n135, UART_RX_n134,
    UART_RX_n133, UART_RX_n132, UART_RX_n131, UART_RX_n130, UART_RX_n129,
    UART_RX_n128, UART_RX_n127, UART_RX_n126, UART_RX_n125, UART_RX_n124,
    UART_RX_n123, UART_RX_n122, UART_RX_n121, UART_RX_n120, UART_RX_n119,
    UART_RX_n118, UART_RX_n117, UART_RX_n116, UART_RX_n115, UART_RX_n114,
    UART_RX_n113, UART_RX_n112, UART_RX_n111, UART_RX_n110, UART_RX_n109,
    UART_RX_n108, UART_RX_n107, UART_RX_n106, UART_RX_n105, UART_RX_n104,
    UART_RX_n103, UART_RX_n102, UART_RX_n101, UART_RX_n87, UART_RX_n86,
    UART_RX_n85, UART_RX_n84, UART_RX_n83, UART_RX_n82, UART_RX_n81,
    UART_RX_n80, UART_RX_n79, UART_RX_n78, UART_RX_n77, UART_RX_n76,
    UART_RX_n75, UART_RX_n74, UART_RX_n73, UART_RX_n72, UART_RX_n71,
    UART_RX_n70, UART_RX_n69, UART_RX_n68, UART_RX_n67, UART_RX_n65,
    UART_RX_n64, UART_RX_n63, UART_RX_n62, UART_RX_n61, UART_RX_n60,
    UART_RX_n59, UART_RX_n58, UART_RX_n57, UART_RX_n56, UART_RX_n55,
    UART_RX_n54, UART_RX_n53, UART_RX_n52, UART_RX_n51, UART_RX_n50,
    UART_RX_n49, UART_RX_n48, UART_RX_n47, UART_RX_n46, UART_RX_n45,
    UART_RX_n44, UART_RX_n43, UART_RX_n42, UART_RX_n41, UART_RX_n40,
    UART_RX_n39, UART_RX_n38, UART_RX_n37, UART_RX_n27, UART_RX_n25,
    UART_RX_n24, UART_RX_n23, UART_RX_n22, UART_RX_n21, UART_RX_n20,
    UART_RX_n19, UART_RX_n6, UART_RX_n3, UART_RX_n2, UART_RX_n1,
    UART_RX_N216, UART_RX_N99, UART_RX_N98, UART_RX_N97, UART_RX_N96,
    UART_RX_N95, UART_RX_N94, UART_RX_N93, UART_RX_N92, UART_RX_N91,
    UART_RX_N90, UART_RX_N89, UART_RX_N88, UART_RX_N87, UART_RX_N86,
```

4. In **icc2.tcl**, change name of top module and the library
  5. In **icc2.tcl**, this section of the script needs to be done manually

```
# This will need to be done MANUALLY
create_pg_mesh pattern mesh_pattern -layers {{horizontal_layer: M1} {width: 0.75} {pitch: 15} {spacing: 0.15} {interleaving: 1}} {{vertical_layer: M2} {width: 0.84} {pitch: 33.6} {spacing: interleaving}}
set_pg_strategy mesh_strategy -polygon {{1.000 4.880} {16.144 11.990}} -pattern {{pattern: mesh_pattern}}
[nets: {VDD VSS}}] -blockage {macros: all}
create_pg_std_cell_conn_pattern std_cell_pattern
set_pg_strategy std_cell_strategy -polygon {{1.000 4.880} {16.144 11.990}} -pattern {{pattern: std_cell_pattern}}
[nets: {VDD VSS}}
compile_pg -ignore_via_drc
```

- a. Set the two PG tracks (M1, M2) to 20%, and chose the entire layout area for the polygon size



6. In **icc2.tcl**, adjust the pin names during PnR


```

#-----#
+ O# Pin I/O - MODIFY the pins as required
#-----#
set_app_options -name plan.pins.incremental -value true -block [current_block]
set_app_options -name plan.pins.layer_range -value 5 -block [current_block]
set app options -name plan.pins.pin_range -value 10.00 -block [current_block]
place_pins -self -ports {clk rstn rx tx}
save_lib -all
#-----#

```

Submit a PDF report with 3 screenshots of the different sections in ASIC flow covering;

1. The synthesized RTL design schematic visualized in Design Vision of DC (example shown below) - use the ‘pwd’ command on the terminal to show the directory you are inside, which should have **0\_SysV\_<YourName>** in the name.




2. Go inside the **report/** folder and find the different reports generated during the synthesis process of the mvm\_uart\_system. Each of the reports contain information about


- a. Ports
- b. Area
- c. Power
- d. Timing
- e. No. of Cells

Include the information from these reports in your report as well.

3. The completed PnR layout visualized inside ICC2 (example shown below) - use the ‘pwd’ command on the terminal to show the directory you are inside, which should have **0\_SysV\_<YourName>** in the name.



4. The final exported GDSII file visualized using kLayout (example shown below) - this is an **optional** part of the assignment.



## Useful Resources:

[https://github.com/kunalg123/icc2\\_workshop\\_collaterals](https://github.com/kunalg123/icc2_workshop_collaterals)