



2019

BCA Notes Nepal

DIGITAL LOGIC

LAB REPORT

Shred by: Jenish Maharjan

BCA First Semester

Report Contents

Digital Logic	6
Introduction.....	6
Logics Gates.....	7
Introduction.....	7
AND Gate	7
Truth Table & Logic Diagram	7
OR Gate	8
Truth Table & Logic diagram	8
NOT Gate.....	8
Truth Table & Logic diagram	8
NAND Gate	9
Truth Table & Logic Diagram	9
NOR Gate	9
Truth Table & Logic diagram	10
XOR Gate	10
Truth Table & Logic diagram	10
XNOR Gate.....	11
Truth Table & Logic diagram	11
Combinational Logic	11
Block diagram.....	12
Half Adder	12
Block diagram.....	12
Truth Table & Circuit Diagram	12
Full Adder	13
Block diagram.....	13
Truth Table.....	13
Circuit Diagram	14
N-Bit Parallel Adder	14

4 Bit Parallel Adder	14
Block diagram.....	14
N-Bit Parallel Subtractor.....	15
4 Bit Parallel Subtractor.....	15
Block diagram.....	15
Half Subtractors	15
Truth Table & Circuit Diagram	16
Full Subtractors.....	16
Truth Table.....	16
Circuit Diagram	17
Multiplexers	17
Block diagram.....	18
Block Diagram.....	18
Truth Table.....	19
Demultiplexers.....	19
Block diagram.....	19
Truth Table.....	20
Decoder.....	20
Block diagram.....	20
2 to 4 Line Decoder.....	20
Block diagram.....	21
Truth Table & Logic Circuit.....	21
Encoder	21
Block diagram.....	22
Priority Encoder	22
Block diagram.....	22
Truth Table.....	23
Logic Circuit	23
Sequential Logic.....	23
Block diagram.....	24
Flip Flop.....	24
S-R Flip Flop.....	24

Block Diagram.....	24
Truth Table.....	25
Circuit Diagram	25
Master Slave JK Flip Flop	25
Truth Table.....	26
Circuit Diagram	26
Delay Flip Flop / D Flip Flop.....	26
Block Diagram.....	27
Truth Table.....	27
Circuit Diagram	27
Toggle Flip Flop / T Flip Flop	27
Symbol Diagram.....	28
Block Diagram.....	28
Truth Table.....	28
Register	28
Serial Input Serial Output	29
Block Diagram.....	29
Operation.....	29
Truth Table.....	31
Waveforms.....	31
Serial Input Parallel Output	31
Block Diagram.....	32
Parallel Input Serial Output (PISO)	32
Load mode	32
Shift mode.....	32
Block Diagram.....	33
Parallel Input Parallel Output (PIPO)	33
Block Diagram.....	33
Bidirectional Shift Register.....	33
Block Diagram.....	34
Universal Shift Register.....	34
Block Diagram.....	35

COUNTER	36
Asynchronous or ripple counters	36
Logical Diagram.....	36
Truth Table	36
Synchronous counters.....	37
2-bit Synchronous up counter	37
Logical Diagram.....	37
Classification of counters	37
UP/DOWN Counter.....	37
UP/DOWN Ripple Counters	38
Block Diagram.....	38
Modulus Counter (MOD-N Counter)	38
Type of modulus	39
Application of counters.....	39
Truth Table.....	39

