



DAYANANDA SAGAR COLLEGE OF ENGINEERING

(An Autonomous Institute affiliated to Visvesvaraya Technological University (VTU), Belagavi,
Approved by AICTE and UGC, Accredited by NAAC with „A“ grade & ISO 9001 – 2015 Certified Institution)
Shavige Malleshwara Hills, Kumaraswamy Layout, Bengaluru-560 111, India



DEPARTMENT OF ELCTRONICS & COMMUNICATION ENGINEERING

(Accredited by NBA Tier 1: 2022-2025)

VI SEM BE MINI-PROJECT (22EC66)

Report on

Implementation of Radix-4 Multiplier using Cadence Virtuoso

Submitted in partial fulfillment for the award of the degree of

Bachelor of Engineering in Electronics & Communication Engineering

Submitted by

CHAITRA KRISHNA GOUDA

USN:1D22EC054

MANISH S

USN:1DS22EC120

RAM PRASAD H

USN:1DS22EC170

TEJASWI M N

USN:1DS22EC236

Under the Guidance of

Dr. Vimala P

Professor

Department of Electronics and Communication Engineering

DSCE, Bengaluru

**VISVESVARAYA TECHNOLOGICAL UNIVERSITY
JNANASANGAMA, BELAGAVI-590018, KARNATAKA, INDIA
2024-25**

DAYANANDA SAGAR COLLEGE OF ENGINEERING

(An Autonomous Institute affiliated to Visvesvaraya Technological University (VTU), Belagavi,
Approved by AICTE and UGC, Accredited by NAAC with „A“ grade & ISO 9001 – 2015 Certified Institution)
Shavige Malleshwara Hills, Kumaraswamy Layout, Bengaluru-560 111, India


DEPARTMENT OF ELECTRONICS & COMMUNICATION ENGINEERING


(Accredited by NBA Tier 1: 2022-2025)




CERTIFICATE

Certified that the **Mini-Project work (Course Code : 22EC66)** entitled “**Implementation of Radix 4 Multiplier using Cadence Virutoso**” carried out by **Chaitra G (1DS22EC054)**, **Manish S (1DS22EC120)**, **Ram Prasad H (1DS22EC170)**, **Tejaswi M N (1DS22EC236)** are bonafide students of **DEPARTMENT of ECE, DAYANANDA SAGAR COLLEGE OF ENGINEERING**, Bengaluru, Karnataka, India - an autonomous institution affiliated to VTU, Belagavi in partial fulfillment for the **VI Semester course** during the year **2024-2025**. It is certified that all corrections/suggestions indicated for Internal Assessment have been incorporated in the mini-project report. This **VI semester mini-project report** has been approved as it satisfies the academic requirements with respect to the mini-project work prescribed for the said Degree.


Signature of the Guide
Name **Dr. P. Vimala**
Designation
Dept. of ECE, DSCE
Bengaluru




Signature of the HOD
Dr. Shobha.K.R
Dean IQAC, Professor & Head
Dept. of ECE, DSCE, Bengaluru


Signature of the Principal
Dr. B G Prasad
Principal
DSCE, Bengaluru

Name of the Examiners

1. Dr. P. Vimala
2. Dr. Madhura R.

Signature with date

 13/5/25
 13/5/25

DAYANANDA SAGAR COLLEGE OF ENGINEERING

(An Autonomous Institute affiliated to Visvesvaraya Technological University (VTU), Belagavi,
Approved by AICTE and UGC, Accredited by NAAC with „A“ grade & ISO 9001 – 2015 Certified Institution)
Shavige Malleshwara Hills, Kumaraswamy Layout, Bengaluru-560 111, India

Acknowledgement

It is our profound gratitude that we express our indebtedness to all who have guided us to complete this mini-project successfully. We extend our sincere thanks to the management of DSCE, for providing us with excellent infrastructure and facilities. We are thankful to our principal Dr. B. G. Prasad, for his encouragement and support. We are grateful to our HOD Dr. Shobha K. R for her valuable insights and guidance. We sincerely acknowledge the Mini-Project Convener & Chief Coordinator Dr. Trupti Tagare for her help and constant support. We are thankful to our guide Dr. Vimala.P for his/her valuable guidance, exemplary support and timely suggestions throughout the journey of the mini-project. We would like to thank our Mini-Project Domain Coordinators – Dr. Shashi Raj K, Dr. Santhosh Kumar R, Dr. Yashaswini Gowda, and Prof. Kavita Guddad for their support and coordination.

I also thank the teaching and non- teaching staff members of Department of Electronics and Communication Engineering and also, my family and friends for the help and support provided by them in successful completion of the mini- project. Our accomplishments would be incomplete without my beloved parents, for without their support and encouragement we would not have reached up to this level. We express our gratitude to the Almighty for guiding us throughout this journey.

Thank you all.

Chaitra Krishna Gouda Manish S

Ram Prasad H Tejaswi M N

DAYANANDA SAGAR COLLEGE OF ENGINEERING

(An Autonomous Institute affiliated to Visvesvaraya Technological University (VTU), Belagavi,
Approved by AICTE and UGC, Accredited by NAAC with „A“ grade & ISO 9001 – 2015 Certified Institution)
Shavige Malleshwara Hills, Kumaraswamy Layout, Bengaluru-560 111, India

Abstract

The Radix-4 multiplier is an efficient digital circuit designed to perform high-speed binary multiplication by reducing the number of partial products. Based on an improved version of Booth's algorithm, it processes two bits of the multiplier at a time, which minimizes the number of required addition steps. This results in faster computation and improved performance compared to traditional multipliers. The Radix-4 algorithm is well-suited for VLSI implementation due to its balance between speed and hardware complexity. It is widely used in digital signal processing and arithmetic units where speed and efficiency are critical in processing large binary numbers.

DAYANANDA SAGAR COLLEGE OF ENGINEERING

(An Autonomous Institute affiliated to Visvesvaraya Technological University (VTU), Belagavi,
Approved by AICTE and UGC, Accredited by NAAC with „A“ grade & ISO 9001 – 2015 Certified Institution)
Shavige Malleshwara Hills, Kumaraswamy Layout, Bengaluru-560 111, India

Table of Contents

Chapter 1	Introduction	1
Chapter 2	Literature survey	2
Chapter 3	Objectives & Problem Statement	3
Chapter 4	Block diagram & Implementation	4
Chapter 5	Software tools used	10
Chapter 6	Photographs of the circuit & Simulation Results	11
Chapter 7	Results and Discussions	17
Chapter 8	Applications, Advantages, Outcomes & Limitations	20
Chapter 9	Conclusion	22
	References	23

DAYANANDA SAGAR COLLEGE OF ENGINEERING

(An Autonomous Institute affiliated to Visvesvaraya Technological University (VTU), Belagavi,
Approved by AICTE and UGC, Accredited by NAAC with „A” grade & ISO 9001 – 2015 Certified Institution)
Shavige Malleshwara Hills, Kumaraswamy Layout, Bengaluru-560 111, India

List of Figures

Fig. 4.1: Block Diagram of the Radix-4 Multiplier	4
Fig. 4.2: Booth Encoding Table	5
Fig. 4.3: Flow Diagram of the methodology used	7
Fig. 5.1 Cadence Virtuoso logo	10
Fig. 6.1: Booth Encoder	11
Fig. 6.2: Waveform of Booth encoder	11
Fig. 6.3: Partial Product Generator for single bit	12
Fig. 6.4: Partial Product Block	12
Fig. 6.5: CLA adder	13
Fig. 6.6: Symbol of the CLA adder	13
Fig. 6.7: CLA adder waveform	14
Fig. 6.8: 12 bit adder block	14
Fig. 6.9: Radix 4 Multiplier	15
Fig. 6.10: Radix 4 Multiplier test circuit	15
Fig. 6.11: Radix 4 Multiplier input waveform	16
Fig. 6.12: Radix-4 Multiplier output waveform	16
Fig. 7.1: Number Representation in Binary	17
Fig. 7.2: Booth encoding explanation	18
Fig. 7.3: Recoded Multiplier	18
Fig. 7.4: Partial Product Generation and output	19
Fig. 7.5: Verification of the Output	19

DAYANANDA SAGAR COLLEGE OF ENGINEERING

(An Autonomous Institute affiliated to Visvesvaraya Technological University (VTU), Belagavi,
Approved by AICTE and UGC, Accredited by NAAC with „A“ grade & ISO 9001 – 2015 Certified Institution)
Shavige Malleshwara Hills, Kumaraswamy Layout, Bengaluru-560 111, India

Nomenclature and Acronyms

Abbreviations (Alphabetical Order) :

DSCE	Dayananda Sagar College of Engineering
ECE	Electronics & Communication Engineering
IEEE	Institute of Electrical & Electronics Engineers

DAYANANDA SAGAR COLLEGE OF ENGINEERING

(An Autonomous Institute affiliated to Visvesvaraya Technological University (VTU), Belagavi,
Approved by AICTE and UGC, Accredited by NAAC with „A“ grade & ISO 9001 – 2015 Certified Institution)
Shavige Malleshwara Hills, Kumaraswamy Layout, Bengaluru-560 111, India

Chapter-1

Introduction

A radix multiplier is a digital circuit designed to perform high-speed multiplication by processing multiple bits of the multiplier in each cycle. Unlike traditional binary (radix-2) multipliers that handle one bit at a time, radix multipliers—such as radix-4, radix-8, or radix-16—group bits to reduce the number of partial products, thereby accelerating computation. For instance, radix-4 Booth multipliers halve the number of partial products compared to radix-2, enhancing performance and efficiency. These multipliers are vital in digital signal processing, cryptography, and embedded systems where speed and power efficiency are paramount.

Radix multipliers are integral to modern digital systems, especially in applications demanding high-speed arithmetic operations like digital signal processing, cryptography, and embedded systems. Their ability to reduce computation time and power consumption makes them indispensable in designing efficient hardware architectures. As technology advances, hybrid approaches combining different radix techniques are being explored to further optimize performance and energy efficiency in complex digital circuits.

The implementation of radix multipliers, particularly using Booth's algorithm, has been extensively studied and applied in various hardware designs. For example, a study on the implementation of a radix-4 (32-bit) Booth multiplier using VHDL demonstrated significant improvements in computation time, achieving a delay of 26.32 ns, which is notably lower compared to traditional designs. Similarly, the design and comparison of high-speed radix-8 and radix-16 Booth's multipliers have shown that higher radix implementations can lead to further reductions in partial products and improved performance. These advancements highlight the importance of radix multipliers in achieving efficient and high-speed multiplication in digital systems

Chapter 2

Literature Survey

- Design and Implementation of Radix 4 Based Arithmetic Operations,
Authors:- Saste and A. Sawant , published in 2019.
Focuses on improving Arithmetic efficiency in Digital Systems
- Design Of High Performance Configurable Radix-4 Booth Multiplier Using Cadence Tools,
Author:- Dr. T. Esther Rani , published in 2022.
Designs a configurable Radix-4 Booth multiplier with a Hybrid Adder in Cadence, achieving 17.1ns delay (29% faster than Radix-2) and 1.12mW power.
- Modified Booth Encoding Radix-4 8-bit Multiplier,
Authors:- Da Huang, Afsaneh Nassery, published in 2020.
Implements an 8-bit Radix-4 Booth multiplier in 0.5 μ m CMOS, using Booth Encoder + CLA, achieving 0.2092mW power and 38-gate delay.
- A Fast Multiplier Using Modified Radix-4 Booth Algorithm With Redundant Binary Adder For Low Energy Applications ,
Authors:- R. Mallikarjuna Sharma, K. Raju , published in 2018.
Proposes a low-energy Radix-4 multiplier using a modified Booth algorithm and Redundant Binary Adder, simulated in Cadence (180nm) to reduce power and delay.

Chapter 3

Objectives & Problem Statement

Objectives:

- To Understanding the Radix-4 Multiplier Concept:
- To Implementation of Radix-4 Multiplier in Cadence Virtuoso
- To analyse the output waveform
- To verify with the manual calculation

Problem Statement:

The radix multiplier, while effective in handling large-scale multiplications, presents several significant challenges in its implementation. Firstly, it requires a large area on the chip due to the extensive number of logic gates and components involved in its architecture. This substantial area requirement can limit its suitability for compact or resource-constrained systems. Secondly, the high number of gates also contributes to increased power consumption, making the radix multiplier less energy-efficient, especially in battery-powered or low-power devices. Lastly, the complexity of the circuit introduces a relatively long delay time, as multiple processing stages and operations are required to complete a multiplication. These issues—large chip area, high power usage, and longer delays—collectively affect the performance and practicality of radix multipliers in certain applications.

Chapter 4

Block diagram & Implementation




Fig. 4.1: Block-diagram of the Radix-4 Multiplier

The radix multiplier uses Booth's algorithm to perform efficient binary multiplication by encoding the multiplier into groups of bits (typically 2 for Radix-4). Each group is processed by a Booth encoder to determine the corresponding operation on the multiplicand (e.g., add, subtract, or shift). This reduces the number of partial products. These partial products are then aligned according to their bit significance and summed using a series of adders. The methodology minimizes the number of addition operations, improving speed and reducing hardware complexity, making it ideal for signed multiplication in digital systems such as DSPs and processors. The block diagram in the fig. 4.1 is explained in detail below.

1. **Booth Encoder:** A Booth encoder examines adjacent bits of a binary multiplier to determine whether to add, subtract, or skip the multiplicand,

optimizing signed binary multiplication. The Fig. 4.2 explains about the booth encoding of the multiplier

Booth Encoding Table:

$i+1$	i	$i-1$	M_i	X	X_2	Booth Encoding
0	0	0	0	0	0	0 X M
0	0	1	0	1	0	+1 X M
0	1	0	0	1	0	+1 X M
0	1	1	0	0	1	+2 X M
1	0	0	1	0	1	-2 X M
1	0	1	1	1	0	-1 X M
1	1	0	1	1	0	-1 X M
1	1	1	1	0	0	0 X M

Fig. 4.2: Booth Encoding Table

$$M_i = X_i;$$

$$X = X_0 \oplus X_{-1};$$

$$X_2 = \bar{X}_1 X_0 X_{-1} + X_1 \bar{X}_0 \bar{X}_{-1}$$

These are the equations that are used in making the schematic of the booth encoder based on the booth encoding table as mentioned in the fig. 4.2

2. **Multiplier:** Multiplier refers to how the multiplier operand (the number being multiplied) is processed to reduce the number of partial products, which improves speed and efficiency. Instead of evaluating the multiplier one bit at a time (as in the basic binary or Radix-2 approach), Radix-4 processes two bits at a time, effectively handling three bits due to the need for overlapping in Booth encoding. This encoding technique examines overlapping groups of three bits from the multiplier to determine the necessary multiples of the multiplicand (such as 0, ± 1 , ± 2) to use in each step. The result is a significant reduction in the number of partial products roughly by half compared to Radix-2. This speeds up multiplication, especially in digital signal processors and high-speed processors. The multiplier part, therefore, includes logic to generate these overlapping groups, apply modified Booth encoding, and control the sequencing of partial product generation based on the encoded digits.

3. **Multiplicand:** In radix multipliers, the multiplicand serves as the fixed operand that is repeatedly combined with encoded segments of the multiplier to generate partial products. These partial products are then appropriately shifted and summed to produce the final multiplication result.
4. **Partial Product:** In radix multipliers, the partial product function generates intermediate results by multiplying the multiplicand with encoded segments of the multiplier, as determined by algorithms like Booth's encoding. These partial products are then aligned according to their respective weights and summed to produce the final multiplication result.

$$PP_{ij} = (Y_j \overline{X}X_2 + Y_{j-1} \overline{X}X_2) \oplus M_i$$

The above mentioned equation is used to generate a single bit of partial product. Series connection of this each block along with the half adder is used in making a 10 bit Partial Product block in the Cadence.

5. **Adders:** In radix multipliers, adders are crucial for efficiently summing partial products to produce the final result. Various adder architectures are employed to optimize speed and area. 12 bit Carry look ahead adder which is created by using the three 4bit CLA adder connected in series is being used in the present multiplier. A Carry Look-Ahead Adder (CLA Adder) is a type of digital adder used in computers to quickly add two binary numbers. In regular adders like the ripple carry adder, each bit has to wait for the previous carry to be calculated before it can be added. This causes a delay, especially when adding large numbers. The CLA adder solves this problem by calculating the carry values in advance, without waiting. It does this using special logic to "look ahead" and figure out whether each bit will generate or pass on a carry. Because it does not have to wait for each bit, the CLA adder is much faster, especially in large binary additions.


Flow-Chart:

Fig. 4.3: Flow-chart of the methodology used

This flow diagram outlines the step-by-step design and verification process for a Radix-4 Multiplier, which is a type of high-speed multiplier commonly used in digital signal processing and arithmetic logic units. Below is a paragraph-wise explanation of each block.

1. Define Specifications

This initial step involves defining the functional and performance requirements of the Radix-4 multiplier. These specifications may include the bit-width of inputs and outputs, operating frequency, area constraints, power consumption limits, and technology node. Clear specifications serve as a blueprint for all subsequent design steps.

2. Design & Verify Basic Gates

Before constructing complex blocks, basic logic gates (AND, OR, NOT, XOR, etc.) are designed and tested. Ensuring the correctness of these fundamental components is critical because they form the basis of all higher-level modules in the multiplier architecture.

3. Design & Verify Propagate & Generate Block

In this phase, the propagate and generate logic used for carry computation is designed. This is essential for fast addition operations, especially in carry-look ahead adders (CLAs) or carry-save adders used within the multiplier. This block identifies how the carries will move through the adder, a key function for reducing overall delay.

4. Design & Verify Carry-Sum Block

The carry-sum block is typically part of a carry-save adder (CSA), where partial products are reduced efficiently without immediate carry propagation. This step verifies the block that computes intermediate sums and carries, which are later resolved into the final product.

5. Design & Verify Booth Encoder

The Booth encoder is integral to Radix-4 multiplication. It reduces the number of partial products by encoding the multiplier operand using Booth's algorithm. This step designs and validates the logic that determines how to recode the multiplier bits for optimized multiplication.

6. Design & Verify CLA Adder

The carry-look ahead adder (CLA) is designed and verified next. This high-speed adder resolves the final addition of carry and sum values from the CSA or partial product stage. Its inclusion ensures rapid final summation, critical for performance.

7. Radix-4 Multiplier Integration

After individual blocks are verified, they are integrated into the complete Radix-4 multiplier system. This involves wiring the Booth encoder, partial product generators, carry-save adders, and final CLA adder together in the proper sequence.

8. Final Validation

This stage validates the entire integrated design. Functional and timing simulations are run to ensure the multiplier performs accurately under all input conditions and meets specified timing requirements.

9. Simulation & Results

The final step involves extensive simulation using test benches and input vectors. Performance metrics like propagation delay, area, and power consumption are analyzed. The results determine if the design meets the initial specifications or requires optimization.

Chapter-5

Software tools Used

Software:



Fig. 5.1: Cadence Virtuoso logo

The Software we have used in this project is Cadence Virtuoso.

Cadence Virtuoso is a leading software platform used for custom IC (integrated circuit) design, particularly in analog, mixed-signal, RF, and custom digital circuits. It provides a comprehensive suite of tools for schematic capture, layout design, simulation, and verification. Engineers use Virtuoso to create highly accurate and complex chip layouts, ensuring optimal performance and manufacturability. Its integration with simulation tools like Spectre enables precise electrical analysis. Virtuoso supports advanced process technologies, automation features, and collaborative workflows, making it essential in the semiconductor industry for designing and validating chips used in mobile devices, automotive systems, IoT, and high-performance computing applications.

Chapter-6

Photographs of the circuit & Simulation Results




Fig. 6.1: Booth encoder



Fig. 6.2: Waveform of Booth encoder




Fig. 6.3: Partial Product Generator for single bit




Fig. 6.4: Partial Product Block




Fig. 6.5: CLA adder




Fig. 6.6: Symbol of the CLA adder




Fig. 6.9: Radix 4 Multiplier




Fig. 6.10: Radix 4 Multiplier test circuit




Fig. 6.11: Radix 4 Multiplier input waveform




Fig. 6.12: Radix-4 Multiplier output waveform

Chapter-7

Results and Discussions

The output waveform of a Radix-4 multiplier provides valuable insight into the functional correctness, timing behavior, and performance of the design. Typically, the waveform will show input signals (such as the multiplicand and multiplier), control signals (like clock and reset), and the final output product. By analyzing the waveform, we can verify whether the output product matches the expected value for given inputs. If the partial product generation and addition stages are working correctly, the output will stabilize to the correct result within a few clock cycles, depending on the implementation. The vdc is provided as input for the radix 4 multiplier for both multiplicand and for the booth encoder. The voltage for the high input is given as 1.8V and the voltage for the low input is given as 0V for the symbol of the Radix-4 Multiplier. The output is obtained with the minimal losses as shown in the waveform.

Manual Calculation:

Step 1: The decimal number is represented in binary form as shown in fig. 7.1

Step (1): Number representation

$$\begin{array}{rcl}
 +13 & \times & -7 \\
 \downarrow & & \downarrow \\
 \text{multiplicand} & & \text{multiplier}
 \end{array}$$

Binary representation.

$$\begin{array}{rcl}
 +13 & \rightarrow & 1101 \\
 +7 & \rightarrow & 0111
 \end{array}
 \Rightarrow
 \begin{array}{rcl}
 13 & \rightarrow & 01101 \\
 -7 & \rightarrow & \underline{10111} \\
 & & \text{Sign}
 \end{array}$$

Fig. 7.1: Number Representation in Binary

The Fig. 7.2 explains about the functions for every recoded multiplier

Step ③ : Multiplication

multiplicand $\rightarrow 13 \rightarrow 01101$

recoded multiplier $\rightarrow 0 -2 +1$

here,

multiplication with,

① $0 \rightarrow 0 (00000)$

② $+1 \rightarrow$ multiplicand (01101)


③ $-1 \rightarrow$ 2's complement of multiplicand (10011)

④ $+2 \rightarrow$ shift multiplicand left by 1 bit (011010)

⑤ $-2 \rightarrow$ 2's complement of shifted multiplicand (100110)

Fig. 7.2: Booth encoding explanation

Step 2: The multiplier is converted into the recoded multiplier as shown in the fig. 7.3



\Downarrow
recoded multiplier

NOTE: append 0 if (+)ve no.
append 1 if (-)ve no.

Fig. 7.3: Recoded Multiplier

Step 3: Calculations of the Partial Products is shown in the fig. 7.4

$$\begin{array}{r}
 01101 \rightarrow \text{multiplicand (5 bits)} \\
 0-2+2 \rightarrow \text{recoded multiplier (5 bits)} \\
 \hline
 \begin{array}{r}
 0000001101 \quad (10 \text{ bits}) \\
 \text{appended } 11100110 \\
 000000 \\
 \hline
 1110100101
 \end{array}
 \end{array}$$

Fig. 7.4: Partial Product Generation and output

Step 4: Verification of the obtained output as shown in fig. 7.5

④: Verification

$$\begin{array}{r}
 +13 \\
 01101
 \end{array}
 \times
 \begin{array}{r}
 -7 \\
 0-2+1
 \end{array}
 \Rightarrow 13 \times -7 = 91 \left. \begin{array}{l} \text{in} \\ \text{neg} \end{array} \right\}$$

$$1110100101 = 91 \left. \begin{array}{l} \text{in} \\ \text{neg} \end{array} \right\}$$

1110100101

↓

2's complement

⇓

$$0001011011$$

↓ ↓ ↓ ↓ ↓

64 16 8 2 1 = 91 in true

Fig. 7.5: Verification of the Output

Chapter-8

Applications, Advantages, Outcome and Limitations

Applications:

1. **Digital Signal Processing (DSP)** – Used in filters, FFTs, and other DSP algorithms.
2. **Graphics Processing Units (GPUs)** – For fast arithmetic in image rendering.
3. **Embedded Systems** – Where area and power optimization is crucial.
4. **Microprocessors/ALUs** – Speeds up multiplication in CPUs.
5. **Communication Systems** – Used in encoding/decoding and modulation/demodulation.
6. **Control Systems** – For real-time mathematical computations.

Advantages:

1. **Faster Computation** – Reduces the number of partial products (especially in Radix-4 or higher).
2. **Efficient for Signed Numbers** – Handles 2's complement arithmetic directly.
3. **Lower Hardware Complexity** – Compared to full-width multipliers.
4. **Power Efficient** – Fewer switching operations due to fewer add/subtract stages.
5. **Scalable** – Can be extended to higher radix versions (e.g., Radix-8) for further speed-up.

Outcome:

- A radix multiplier produces the product of two binary numbers faster and with fewer resources than basic multipliers, making it suitable for high-speed arithmetic applications in VLSI and real-time systems.

Limitations:

1. **Complex Booth Encoding Logic** – Higher radix values increase control logic complexity.
2. **More Preprocessing Time** – Encoding and decoding stages take time.
3. **Design Overhead** – Difficult to design and optimize for very high radix systems.
4. **Not Ideal for Small Bit-widths** – Simpler multipliers may outperform for low-bit operations.

Chapter-9

Conclusions

The radix multiplier, particularly when implemented using Booth's algorithm (e.g., Radix-4, Radix-8), plays a critical role in modern digital arithmetic circuits. It provides an efficient and optimized method for performing multiplication, which is one of the most fundamental operations in computing systems. The radix-based approach significantly improves performance by reducing the number of partial products generated during the multiplication process. This reduction directly translates into faster computation time and lower power consumption – key metrics for high-performance and embedded system designs.

Radix multipliers are especially useful in systems requiring frequent and rapid arithmetic operations such as digital signal processing (DSP), image and video processing, cryptography, and real-time control applications. By efficiently handling signed binary numbers in two's complement format, they simplify the design complexity while maintaining high computational accuracy.

One of the primary advantages of higher-radix multipliers is their ability to minimize the number of addition and subtraction operations. This makes them well-suited for VLSI implementation where area, speed, and power constraints are critical. However, this efficiency comes at the cost of increased encoding logic complexity, which must be carefully designed to avoid timing bottlenecks and errors.

Despite the limitations, the outcome of using radix multipliers is generally positive. They strike a practical balance between speed, hardware complexity, and power usage, making them favorable over conventional shift-and-add multipliers for medium to large bit-width operations.

In conclusion, radix multipliers offer a high-performance solution for binary multiplication in both general-purpose processors and application-specific integrated circuits (ASICs). As computational demands continue to rise in modern electronics, radix multipliers will remain a cornerstone of efficient arithmetic logic unit (ALU) design, enabling faster, smaller, and more power-efficient digital systems. Their scalability and adaptability ensure their relevance in next-generation processor and hardware accelerator designs.

References:

- S. S. Saste and A. G. Sawant, "Design and Implementation of Radix 4 Based Multiplication on FPGA," International Journal of Engineering Research & Technology (IJERT), vol. 5, no. 9, pp. 1–5, Sep. 2016.
Available: <https://www.ijert.org/design-and-implementation-of-radix-4-based-multiplication-on-fpga>
- T. Esther Rani, "Design of High Performance Configurable Radix-4 Booth Multiplier Using Cadence Tools," CVR Journal of Science and Technology, vol. 6, pp. 66–74, Jun. 2014.
Available: <https://cvr.ac.in/ojs/index.php/cvrracin/article/view/505>
- D. Huang and A. Nassery, "Modified Booth Encoding Radix-4 8-bit Multiplier," Duke University, 2008.
Available: <https://people.ee.duke.edu/~jmorizio/ece261/F08/projects/MULT.LT.pdf>
- R. M. Sharma and K. Raju, "A Fast Multiplier Using Modified Radix-4 Booth Algorithm With Redundant Binary Adder for Low Energy Applications," IOSR Journal of VLSI and Signal Processing (IOSR-JVSP), vol. 8, no. 4, pp. 15–17, Jul.–Aug. 2018.
Available: <https://www.iosrjournals.org/iosr-jvlsi/papers/vol8-issue4/Version-1/F0804015157.pdf>