





ESc201, Lecture 31: (Digital) Examples of Subtraction

Example of Minuend > Subtrahend



An inverter is added to the sign bit to, keep conformity with the positive and negative number sign bit convention.

Example of Subtrahend > Minuend



It makes sense to use adder as a subtractor as well provided additional circuit required for carrying out 2's complement is simple. (find out later that XOR gate is sufficient)



ESc201, Lecture 31: Digital Binary positive and negative number



addition
& subtraction

Decimal	0	1	2	3	4	5	6	7
Signed Magnitude	0000	0001	0010	0011	0100	0101	0110	0111
Decimal	-0	-1	-2	-3	-4	-5	-6	-7
Signed Magnitude	1000	1001	1010	1011	1100	1101	1110	1111
Decimal		-1	-2	-3	-4	-5	-6	-7
Signed 1's complement		1110	1101	1100	1011	1010	1001	1000
Decimal		-1	-2	-3	-4	-5	-6	-7
Signed 2's complement		1111	1110	1101	1100	1011	1010	1001

$$\begin{array}{r} 101 \\ 110 \\ \hline 1011 \end{array}$$

$$\begin{array}{r} 1101 \\ + 1110 \\ \hline 11011 \end{array}$$

Addition of 3-bit & 4-bit binary numbers need to take the Carry of each Half-Adder sum bits to the next higher bit.



Half Adder Truth Table

a	b	S	C
0	0	0	0
0	1	1	0
1	0	1	0
1	1	0	1

$$S = \bar{a}.b + a.\bar{b};$$

$$C = a.b$$

Full-Adder Truth Table

a	b	C _{in}	S	C _{out}
0	0	0	0	0
0	0	1	1	0
0	1	0	1	0
0	1	1	0	1
1	0	0	1	0
1	0	1	0	1
1	1	0	0	1
1	1	1	1	1

$$S = \bar{a}.\bar{b}.c_{in} + \bar{a}.b.\bar{c}_{in}$$

$$+ a.\bar{b}.c_{in} + a.b.c_{in};$$

$$C_{out} = \bar{a}.b.c_{in} + a.\bar{b}.c_{in}$$


$$+ a.b.\bar{c}_{in} + a.b.c_{in}$$

Can also be done with Half-Adder units (Check HA#8)

$$\begin{array}{r} 111 \\ 110 \\ \hline 1110 \end{array}$$




ESc201, Lecture 31: Digital **XOR Implementation**




A	0	0	1	1
B	0	1	0	1
f	0	1	1	0

$$f = \overline{A}.B + A.\overline{B}$$

Often there is lot of further optimization that can be done.




Exact as per Algorithm



Repeated use of only One Kind of Gate

No reduction in the number of gates required




Only One Kind of Gate, and reduction in the number of gates.

$$f = (\overline{A} + A.B).(\overline{B} + A.B) = (\overline{A} + A.B) + (\overline{B} + A.B)$$

$$= A.\overline{A}.B + B.\overline{A}.B = A.\overline{A} + A.\overline{B} + B.\overline{A} + B.B$$

$$= \overline{A}.B + A.\overline{B}$$

2's
0011 → 1101
1100



Therefore after XOR add 1 to get 2's complement.



ESc201, Lecture 31: (Digital) Binary Addition/Subtraction

If both sign bits are same, it's a simple case of addition.

$$\begin{array}{r} + 6 \quad 00000110 \\ +13 \quad 00001101 \\ \hline +19 \quad 00010011 \end{array}$$

No 2's compliment is required.

$$\begin{array}{r} - 6 \quad 11111010 \\ -13 \quad 11110011 \\ \hline -19 \quad 11101101 \end{array}$$

The sign bit also turns out to be correct, if one rejects the overflow bit.

Implementation : Example of a 8-bit Adder as required for above.

$$\begin{array}{r} - 6 \quad 11111010 \\ +13 \quad 00001101 \\ \hline + 7 \quad 00000111 \end{array}$$

7 bits + 1 sign bit

$$\begin{array}{r} + 6 \quad 00000110 \\ -13 \quad 11110011 \\ \hline - 7 \quad 11111001 \end{array}$$

Hence 2's Complement 11111001 has come out as final answer.


2's complement of 6 (00000110) is 11111001

$$\begin{array}{r} 1100101.001 \\ 0110011.01 \end{array}$$


For non-integer add/subtract the binary point has to be aligned 1st, otherwise same.

Result is a negative number, hence 2's complement of 7 (00000111) is the result.

S (0 to 7)



A (0 to 7) B (0 to 7)





ESc201, Lecture 31: (Digital Adder/Subtractor)


Example with 4-bit words

$$B_0 \oplus 0 = B_0, \bar{0} + \bar{B}_0 \cdot 0 = \bar{B}_0$$

$$B_0 \oplus 1 = B_0, \bar{1} + B_0 \cdot 1 = \bar{B}_0$$


M=0 for ADD

M=1 Subtract







ESc201, Lecture 31: (Digital) General Approach



There are certain sub-systems or blocks that are used quite often such as :

1. Decoders, Encoders
2. Multiplexers
3. Adder/Subtractors, Multipliers
4. Comparators
5. Parity Generators
6.

Seven Segment Decoder





ESc201, Lecture 31: (Digital)

Segment 'a' has to be on for: 0, 2, 3, 5, ~~6~~, 7, 8, and 9.


Dec or Function	Input					Output						
	D	C	B	A	BI	a	b	c	d	e	f	g
0	0	0	0	0	1	1	1	1	1	1	1	0
1	0	0	0	1	1	0	1	1	0	0	0	0
2	0	0	1	0	1	1	1	0	1	1	0	1
3	0	0	1	1	1	1	1	1	1	0	0	1
4	0	1	0	0	1	0	1	1	0	0	1	1
5	0	1	0	1	1	1	0	1	1	0	1	1
6	0	1	1	0	1	0	0	1	1	1	1	1
7	0	1	1	1	1	1	1	1	0	0	0	0
8	1	0	0	0	1	1	1	1	1	1	1	1
9	1	0	0	1	1	1	1	1	0	0	1	1
10	1	0	1	0	1	0	0	0	1	1	0	1
11	1	0	1	1	1	0	0	1	1	0	0	1
12	1	1	0	0	1	0	1	0	0	0	1	1
13	1	1	0	1	1	1	0	0	1	0	1	1
14	1	1	1	0	1	0	0	0	1	1	1	1
15	1	1	1	1	1	0	0	0	0	0	0	0
BI	x	x	x	x	0	0	0	0	0	0	0	0

DC	BA			
	00	01	11	10
00	1	0	1	1
01	0	1	1	0
11	0	1	0	0
10	1	1	0	0


output: a
Determine the simplified POS

$$a = (\overline{D}B) \cdot (\overline{C}A) \cdot (\overline{D}CBA)$$

$$a = (\overline{D} + \overline{B}) \cdot (\overline{C} + A) \cdot (D + C + B + \overline{A})$$



7449 BCD to seven segment decoder





ESc201, Lecture 31: (Digital Multiplication)

Advantage in Binary is
that the product can only be “1”
when both are “1”. No question of
carry from each bit.

**Multiplier
Using Full
Adders
Example
of 2-bit
multiplication**

