Name - Manjunath Veeraiah Kalmath

USN - 01FE17BEC240

Roll No - 175

School of ECE

Q.1 Using the "Is -I" command followed by a grep, create a list of only links in your home directory (there may be only one: rb.v). Copy and paste the output in your submission document.

```
File Edit View Search Terminal Help

[adlv30@VLSI18 Desktop]$ ls

adld cadence_RAK_lib NanGate_15nm_OCL Nangate_OCL_lib rb.v RISCV(RV32IM) skywater_lib

[adlv30@VLSI18 Desktop]$ ls -l | grep rb.v

lrwxrwxrwx. 1 adlv30 users 46 Nov 8 2020 rb.v -> /cad_area/vlsi/design/rb/rb_flat_synthesized.v

[adlv30@VLSI18 Desktop]$
```

Q.2 Verilog statements end in semicolons (;). Many of the Verilog statements in the netlist run over multiple lines. The line with a semicolon at the end represents last piece of the statement. Two consequent statements from a Verilog netlist are listed below to illustrate this point:

```
AOI22_X1 \u0_rb_offset/U6339 \ (.A1(\u0_rb_offset/n3119 \ ), .A2(\u0_rb_offset/n10641 \ ), .B1(\u0_rb_offset/cfg_reg [1229]), .B2(\u0_rb_offset/n10642 \ ), .ZN(\u0_rb_offset/n10645 \ )); \\ INV_X2 \u0_rb_offset/U1640 \ (.A(\u0_rb_offset/n10888 \ ), .ZN(\u0_rb_offset/n5975 \ )); \\ \\
```

a. Modify the netlist so that there is no line break in any Verilog statement. Hint: you can replace the new line character ("\n") with a space, unless the line ends in a semicolon. Also, look out for "endmodule" statements. Save the modified netlist as "rb_flat_single_line.v". Save this file in a directory called "rb" in your home directory.

```
adlv30@VLSI18:/cad_area/vlsi/design/rb
File Edit View Search Terminal Help
[adlv30@VLSI18 rb]$ ls
                             flop_inst_clock_node adlv30.txt
                                                                rb flat synthesized.v
                                                                                                     sample1.txt
                             flop_inst_clock_node_adlv30.txt~
A0I22 ver.v
                                                                rb flat.v
                                                                                                     sample2.txt
flop_inst_clock node1.txt
                             flop_inst_clock_node.txt
                                                                rb hierarchy synthesized.v
                                                                                                     sample3.txt
                            flop_inst_clock_node.txt~
rb_flat_mode.v
flop_inst_clock_node1.txt~
                                                                rb_placed_netlist_07Jan1033.v
                                                                                                     sample.txt
                                                                rb post cts netlist 07Jan1033.v
                                                                                                     SPAOI_X1_adlv30.
flop_inst_clock_node1.v
                             rb_flat_mod.v.
                                                                rb_post_route_netlist_07Jan1033.v
flop_inst_clock_node2.txt
                                                                                                     SPAOI_X1.v
SPAOI_X2.v
                            rb flat single line1.v
                                                                rb_scan_flat.v
flop inst clock node2.txt~
flop_inst_clock_node3.txt
                             rb_flat_single_line_adlv30.v
                                                                rb scan hier.v
                                                                                                     test.txt
                                                                rb_synthesized_hier_old.v
flop inst clock node3.txt~
                            rb flat single line.v
[adlv30@VLSI18 rb]$
```


```
File Edit View Search Terminal Help
// Verilog file generated from Magma Bedrock database// Thu Jan 6 16:49:50 2011// Bedrock Root: Magma_root// Entity:rb
:rb Library:workmodule rb (rb_ior_anlg_en_o, rb_ior_antestsel0_o, rb_ior_antestsel1_o, rb_ior_b
t_mode_o, rb_ior_cal_strn_o, rb_ior_cal_stp_o, rb_ior_cg5_clk_su_sl_o, rb_ior_cg6_clk_su_sl_o,
                                                                                                                                    rb_ior_bypass_o, rb_ior_cal
t mode o, rb ior cal strn o, rb ior cal strp o, rb ior cg5 clk su sl o, rb ior cg6 clk su sl o, rb ior cg1 cpll cpdac o, rb ior cg1 cpll cpdac o, rb ior cpll entestsel o, rb ior cpll cpdac o, rb ior cpll entestsel o, rb ior cpll posedgeen o, rb ior cpll fbintdivsel o, rb ior cpll resetpllcpb o, rb ior cpll vcocfg o, rb ior data probe en o, ior en clktree o, rb ior en div cclkout o, rb ior en mulph div4 o, rb ior en syspll fbkdiv2 o, rb ior fuse slew cl
                                     rb_ior_hpi_o, rb_ior_jtag_en_cg_o, rb_ior_jtag_en_misc_in_o,
rb_ior_jtag_ocascreqclk2xan_o, rb_ior_jtag_ocascreqclk2xb_o,
rb ior fuse spare o,
                                                                                                                                    rb_ior_jtag_en_misc_out_o,
_jtag_ocascreqclk2xa_o,
                                                                                                                                         rb_ior_jtag_ocascreqclk2>
  rb_ior_jtag_ocascreqclk2xc_o,
                                                    rb_ior_jtag_ocascreqclk2xcn_o, rb_ior_jtag_ocascreqinst_o,
                                                                                                                                               rb_ior_jtag_ocascre
al_o, rb_ior_jtag_ocascreqoper_o, rb_ior_jtag_ocascre
_o, rb_ior_jtag_onphaseerr_o, rb_ior_jtag_orplclk2xa_o,
_jtag_orplclk2xbn_o, rb_ior_jtag_orplclka2_o, rb_ior_
kb2n_o, rb_ior_jtag_orpldataa_o, rb_ior_jtag_orpldatab_o,
                                                       _rb_ior_jtag_ocascreqparity_o, rb_ior_jtag_ocascreqparsedata_o, ___rb_ior
tag_orplclk2xa_o, __rb_ior_jtag_orplclk2xan_o, rb_ior_jtag_orplclk2xb_o,
                                                                                                                                                          rb_ior_jtag_c
                                                                         rb_ior_jtag_orplclka2n_o, rb_ior_jtag_orplclkb2_o, rb_ior_jta
atab_o, rb_ior_jtag_orplparitya_o, rb_ior_jtag_orplparityb_o,
                                                                                                                                                          rb ior jtag (
ior_jtag_orplvalida_o, rb_ior_jtag_orplvalidb_o, rb_ior_mode_bypass_o,
                                                                                                             rb_ior_nc0_o, rb_ior_nc0_oe_n_o, rb_ior_nc1
                               rb_lor_nc2_o, rb_lor_nc2_oe_n_o, rb_lor_nc4_o, rb_lor_nc4_oe_n_o, rb
slice0_o, rb_lor_ocascreqinst_slice1_o, rb_lor_ocascreqinst_slice2_o,
                                                                                                                                     rb_ior_nc5_o, rb_ior_nc5_o
 rb_ior_ocascreqinst_slice0_o,
                                                                                                                                                 rb_ior_ocascreqins
rb_ic
lparitya_slice0_o, rb_ior_orplparitya_slice1_o,
                                                                             rb_ior_orplparitya_slice2_o, rb_ior_orplparitya_slice3_o
                                                                                                                                                                       rb_:
plparityb_slice0_o, rb_ior_orplparityb_slice1_o, rplvalida_slice0_o, rb_ior_orplvalida_slice1_o, validb_slice0_o, rb_ior_orplvalidb_slice1_o,
                                                                        rb_ior_orplparityb slice2_o, rb_ior_orplparityb slice3_o,
rb_ior_orplvalida_slice2_o, rb_ior_orplvalida_slice3_o,
rb_ior_orplvalidb_slice3_o, rb_ior_orplvalidb_slice3_o,
                                                                                                                                                                        rb
                                                                                                                                                                     rb ioi
                                                                                                                                                                rb ior ou
en cg o, rb ior pad dstrn o, rb ior pad dstrp o,
                                                                              rb ior pad strn o, rb ior pad strp o, rb ior prb add o,
                                                                                                                                                                      rb ic
detect rst a. rb iar rcv lv0 hv1 a. rb iar rst a.
                                                                                 rb ior scan mode o. rb ior sel bsc o. rb ior sel latchup o.
```

b. Using "grep" to get all the Verilog statements that instantiate flip-flops (flip-flop library cells have the string "DFF" in their names), generate a list of flip-flop instances and the name of the net or port connected to it's clock pin. Save this in a file called "flop_inst_clock_node.txt" in the "rb" directory in your home directory. Insert a line with your name at the top of this file.

CMOS ASIC DESIGN

Solutions_Assignment5





c. Using sort and uniq commands (with appropriate options), list each node (net or port) connected to flip-flop clock pins with a count of the number of clock pins it is connected to.

```
adlv30@VLSI18:/cad_area/vlsi/design/rb
le Edit View Search Terminal Help
$1$\v30@VLSI18 rb]$$ grep DFF rb_flat_single_line.v | perl -ne '@x=split; print "$x[0]"; print "$x[2]\n"' | sort | uniq not be a substitute of the content of the content
ilv30@VLSI18 rb]$ grep DFF rb_flat_single_line.v | perl -ne '@x=split; print "$x[0]"; print "$x[2]\n"' | sort | uniq
         20 DFFRS_X1(.CK(gctl_sclk),
  1124 DFFR X1(
  8104 DFFR X1(.CK(gctl core cclk),
     325 DFFR X1(.CK(gctl sclk),
     443 DFFR X1(.CK(gctl tclk),
            6 DFFR X1(.CK(mc rb ef1 sclk i),
         19 DFFR X2(
  1293 DFFR_X2(.CK(gctl_core_cclk),
         41 DFFR_X2(.CK(gctl_sclk),
             2 DFFR_X2(.CK(mc_rb_ef1_sclk_i),
  1114 DFFS_X1(.CK(gctl_core_cclk),
         13 DFFS X1(.CK(gctl sclk),
      606 DFFS_X1(.CK(mc_rb_ef1_sclk_i),
      381 DFFS_X2(.CK(gctl_core_cclk),
      103 DFF X1(
         72 DFF_X1(.CK(gctl_sclk),
     101 DFF_X1(.CK(gctl_tclk)
     704 DFF_X1(.CK(mc_rb_ef1_sclk_i),
130 DFF_X2(
29 DFF_X2(.CK(gctl_sclk),
llv30@VLSI18 rb]$
```

d. List nodes connected to flip-flop reset pins (each node must appear only once in the list) with a count of the number of flip-flop reset pins connected to the node.

```
1 gctl_sclk_srst_n

13 mc_rb_inporeset_i
```

- 3. Write two Verilog modules that instantiate AND and NOR gates to implement the AOI22 function. Call the two modules "SPAOI_X1 and SPAOI_X2. The port names for the modules should be the same as the corresponding pin names in AOI gate. Use X2 drive strength for the AND gates in both modules. Use X1 drive strength for the OR gate in SPAOI_X1, and use X4 drive strength for the OR gate in SPAOI_X2.
- a. Copy the netlist "rb_flat_single_line.v" in your "rb" directory, naming the new file "rb_flat.v". Append the two modules SPAOI_X1 and SPAOI_X2 to the bottom of "rb_flat_mode.v"