Name - Manjunath Veeraiah Kalmath

USN - 01FE17BEC240

Roll No - 175

School of ECE

Part - A: Sel_sense

1] Synthesize sel_sense with the SkyWater HS and MS libraries. Submit the resulting netlists.

sel_sense with the SkyWater HS library:

```
Total Weighted
                      Area Neg Slk Worst Path
Operation
global incr
                                0 N/A
                       11
                  Target Slack Clock
  Cost Group
    default
                  unconst. unconst. N.A.
flow.cputime flow.realtime timing.setup.tns timing.setup.wns snapshot
UM:
                             -0 ps
            Θ
                        193
                                               infinity ps syn_map
legacy_genus:/> write_hdl
// Generated by Cadence Genus(TM) Synthesis Solution GENUS15.22 - 15.20-s024_1
// Generated on: Oct 11 2020 23:46:32
// Verification Directory fv/sel_sense
module sel_sense(A, S, B);
 input A, S;
 output B;
 wire A, S;
 wire B;
 sky130 fd sc hs xnor2 1 g12(.A (S), .B (A), .Y (B));
endmodule
legacy genus:/>
 □ adly20@\// €110.
```

sel_sense with the SkyWater MS library:

```
Total Weighted
Operation
                          Area Neg Slk Worst Path
global_incr
                           11
                                     0 N/A
                       Target Slack
   Cost Group
                                         Clock
      default
                     unconst. unconst.
     : Done mapping. [SYNTH-5]
: Done mapping 'sel_sense'
Info
    flow.cputime flow.realtime timing.setup.tns timing.setup.wns snapshot
UM:
                                                     infinity ps syn map
legacy genus:/> write hdl
// Generated by Cadence Genus(TM) Synthesis Solution GENUS15.22 - 15.20-s024_1
// Generated on: Oct 12 2020 00:44:25
// Verification Directory fv/sel_sense
module sel sense(A, S, B);
  input A, S;
  output B;
  wire A, S;
  sky130_fd_sc_ms__xnor2_1 g12(.A (S), .B (A), .Y (B));
endmodule
legacy_genus:/>
```

2] Put a "don't use" on all XOR and XNOR gates, resynthesize, and submit the resulting netlists.

For skywater HS library:

After using set_dont_use skywater_fd_sc_hs__xnor2_2 we got this further on doing the same for xnor2_4 in the netlist found no changes

```
plc star
                                                     0.00
        drc_bufs
                                                0 )
                                                     0.00
        drc fopt
                                     0 /
                                                0 )
                                                     0.00
                                                0 )
                                                     0.00
        drc_bufb
                         Θ
                                     0 /
                                     0 /
                                                0 )
                                                     0.00
            dub
                         Θ
       crit dnsz
                                                0 )
                                                     0.00
                         Θ
                                     0 /
                                     0 /
                                                     0.00
       crit upsz
                         Θ
       : Done incrementally optimizing. [SYNTH-8]
Info
       : Done incrementally optimizing 'sel_sense'.
     flow.cputime flow.realtime timing.setup.tns timing.setup.wns snapshot
UM:
               Θ
                              18
                                             -0 ps
                                                         infinity ps syn_opt_7
legacy_genus:/> write_hdl
// Generated by Cadence Genus(TM) Synthesis Solution GENUS15.22 - 15.20-s024 1
// Generated on: Oct 12 2020 00:04:47
// Verification Directory fv/sel_sense
module sel sense(A, S, B);
  input A, S;
  output B;
  wire A, S;
  wire B;
  sky130_fd_sc_hs_xnor2_4 g12(.A (S), .B (A), .Y (B));
legacy_genus:/> set_dont_use sky130_fd_sc_hs__xnor2_4
legacy genus:/> syn opt
```

For skywater MS library:

After using set_dont_use skywater_fd_sc_ms__xnor2_2 we got this further on doing the same for xnor2_4 in the netlist found no changes

```
plc st
                          0 (
                                      0 /
                                                  0 )
                                                       0.00
        plc_star
                                      0 /
                                                  0 )
                                                       0.00
        drc bufs
                          0 {
                                     0 /
                                                  0 )
                                                       0.00
        drc_fopt
                          0 (
                                      0 /
                                                  0 )
                                                       0.00
        drc_bufb
                          0 (
                                      0 /
                                                  0 )
                                                       0.00
             dup
                          0 (
                                      0 /
                                                  0 )
                                                       0.00
       crit dnsz
                          Θ
                                       0 /
                                                  0 )
                                                       0.00
       crit_upsz
                                       0 /
       : Done incrementally optimizing. [SYNTH-8]
: Done incrementally optimizing 'sel_sense'.
     flow.cputime flow.realtime timing.setup.tns timing.setup.wns snapshot
UM:
                               35
                                               -0 ps
                                                           infinity ps syn_opt_2
legacy genus:/> write hdl
// Generated by Cadence Genus(TM) Synthesis Solution GENUS15.22 - 15.20-s024 1
// Generated on: Oct 12 2020 00:47:39
// Verification Directory fv/sel sense
module sel_sense(A, S, B);
  input A, S;
  output B:
  wire A, S;
  wire B:
  sky130 fd sc ms xnor2 4 g12(.A (S), .B (A), .Y (B));
endmodule
legacy_genus:/>
```

3] For the HS and MS netlists with no "don't use" directives, plot A->B delay as a function of load capacitance at B. Let the capacitance vary from 0.005 to 0.1 pF. Create plots for S = 0 and for S = 1. Let transition time at A be 0.04 ns. Note that for timing to be reported from A to B, you will need to specify a max delay constraint for that path.

For Skywater HS library:

A] For 0.005pf as a load capacitance

```
Generated on:
                   Oct 12 2020 12:22:29 am
 Module:
                   sel sense
 Wireload mode:
                   enclosed
 Area mode:
                   timing library
______
Path 1: VIOLATED (-29 ps) Path Delay Check
   Startpoint: (R) A
     Endpoint: (R) B
             Capture
   Path Delay:+
     Arrival:=
 Required Time:=
                 79
    Data Path:-
       Slack:=
                -29
# Timing Point Flags Arc Edge Cell Fanout Load Trans Delay Arrival
                                                    (fF) (ps) (ps)
      <<< - R (arrival) 1 14.8 40 0
                                                                      Θ
 g12/Y
                  B->Y R
                            sky130_fd_sc_hs__xnor2_4
                                                  1 5.0
                                                               79
                                                                     79
                            (port)
                                                                     79
legacy_genus:/>
```

B] For 0.1pf as a load capacitance

15

40 155

24

```
Wireload mode:
                         enclosed
                           timing library
  Area mode:
Path 1: VIOLATED (-105 ps) Path Delay Check
Startpoint: (F) A
       Endpoint: (R) B
                               Launch
                  Capture
     Path Delay:+ 50
Arrival:= 50
  Required Time:=
                        50
      Data Path:-
                      155
                     -105
           Slack:=
# Timing Point Flags Arc Edge Cell Fanout Load Trans Delay Arrival
                                                                            (fF) (ps) (ps) (ps)
 A <<< - F (arrival) 2 65.4 40 0 g18/Y - A->Y R sky130_fd_sc_hs_clkinv_16 1 16.1 18 15 g22/Y - A->Y F sky130_fd_sc_hs_nand2 8 1 16.0 25 24 g21/Y - B->Y R sky130_fd_sc_hs_nand2 8 1 100.0 172 116 B <<< - R (port) - 0
```

legacy_genus:/>

For Skywater MS library:

A] For 0.005pf as a load capacitance

Module: sel sense Wireload mode: enclosed Area mode: timing library

Path 1: MET (72 ps) Path Delay Check

Startpoint: (F) A Endpoint: (R) B

Capture Launch Path Delay:+ 200 Arrival:= 200 Required Time:= 200 Data Path:-128 Slack:= 72

| # Timing Point # | Flags | Arc | Edge | Cell | Fanout | | | | Arrival (ps) |
|--------------------------|--------------------|-------------------|------|--|--------|-------------------|----------------|---------------|------------------|
| " A g2/X g3/Y B | <<< - - - | - A->X A->Y | R | <pre>(arrival) sky130_fd_sc_msxor2_1 sky130_fd_sc_msinv_1 (port)</pre> | 1 | 5.8 3.2 5.0 | 40 38 39 | 90 38 0 | 90 128 128 |

legacy genus:/>

B] For 0.1pf as a load capacitance

CMOS ASIC DESIGN

Solutions_Assignment4

Area mode: timing library

Path 1: MET (2 ps) Path Delay Check

Startpoint: (F) A Endpoint: (F) B


Capture Launch
Path Delay:+ 200 Arrival:= 200

Required Time:= 200 Data Path:- 198 Slack:= 2


| Timing Point | Flags | Arc | Edge | Cell | Fanout | Load (fF) | | | Arrival (ps) |
|--------------|-------|------|------|---------------------------|--------|--------------|-----|----|-----------------|
| A | <<< | - | F | (arrival) | 2 | 60.8 | 40 | 0 | 0 |
| g2/Y | - | A->Y | R | sky130 fd sc ms clkinv 16 | 1 | 5.9 | 16 | 17 | 17 |
| g4/Y | - | A->Y | F | sky130 fd sc ms nand2 2 | 1 | 8.8 | 35 | 34 | 51 |
| g6/Y | - | A->Y | R | sky130 fd sc ms nand2 4 | 1 | 23.5 | 112 | 84 | 136 |
| g21/Y | - | A->Y | F | sky130 fd sc ms inv 8 | 1 | 100.0 | 66 | 62 | 198 |
| В | <<< | - | F | (port) | - | - | - | Θ | 198 |

legacy genus:/>

Plots:



For skywater HS library



Part – B: Mux Comparator

1] Write behavioral Verilog code for a combinational logic function called "mux_comparator" that compares two three-bit numbers x and y, and outputs whichever one of the two numbers is numerically less. Output should be called z.

```
Module mux_comparator(x,y,z);
Input [2:0] x,y;
Output [2:0] z;
always@(*)
if(x>y) z = y; else z = a;
endmodule
```