

**NATIONAL INSTITUTE OF TECHNOLOGY ROURKELA**  
**END SEMESTER EXAMINATION, 2018**  
**BTech 3<sup>rd</sup> Semester**

**SUBJECT: Digital System Design**  
**FULL MARKS: 50**

**DEPT. CODE: CS 2001**  
**Duration of Examination: 3Hours**  
**Number of pages: 1**

Answer **Any FIVE**. Figures at the right hand margin indicate marks  
 All parts of a question should be answered at one place

Q.No.	Question	Marks
1	<p>(a) Design a <b>mod 10</b> asynchronous counter using <b>T</b> flip flops.</p> <p>(b) Convert a <b>SR</b> flip flop to <b>D</b> flip flop.</p> <p>(c) Find the <b>15's</b> and <b>16's</b> complement of following hexadecimal numbers.                          (i) <b>76</b>                      (ii) <b>7B.A</b></p>	[5+3+2]
2	<p>(a) Differentiate between Ring counter and Johnson counter. Write the sequence of stages for a <b>5</b> bit Johnson counter.</p> <p>(b) Analyze the sequential circuit with two <b>T</b> type flip flops, which is specified by the following state equations.                          <b>Z = A</b>                          <b>A (t+1) = x' y + xB</b>                          <b>B (t+1) = xB + Ax'</b></p> <p>(c) Implement a half subtractor using multiplexer. Use block diagram of multiplexer.</p>	[4+4+2]
3	<p>(a) Design a serial binary adder logic circuit.</p> <p>(b) Draw the logic diagram of a 1:16 DEMUX using 1:4 DEMUXes. Use block diagrams.</p> <p>(c) In a number system, if <b>41/3 = 13</b>, find its base.</p>	[5+3+2]
4.	<p>(a) Design a sequence detector with <b>D</b> flip flops to detect the sequence <b>101011</b>.</p> <p>(b) Design a <b>2</b> bit comparator with suitable <b>decoder</b>.</p> <p>(c) Find the Gray codes for <b>(15)<sub>10</sub></b> and <b>(14)<sub>10</sub></b></p>	[5+3+2]
5	<p>(a) Design a synchronous counter with JK flip flops that goes through states <b>3, 4, 6, 7, 3</b> and so on. Check whether the counter is self-starting? Modify the circuit such that whenever the counter goes to an invalid state, it comes back to state <b>3</b>.</p> <p>(b) Design a full subtractor using two half subtractors and an <b>OR</b> gate.</p> <p>(c) What is the range of signed decimal values that can be represented in a byte? Justify your answer.</p>	[5+3+2]
6.	<p>(a) Design a sequence generator using shift register to generates the sequence <b>1101011</b>. Use <b>D</b> flip flops.</p> <p>(b) Design a combinational logic circuit with four input variables that will produce logic 1 output when the number of 1's in the inputs is even.</p> <p>(c) Perform the following subtractions using excess-3 code                          (i) <b>276 – 175</b>                      (ii) <b>57.6 – 27.8</b></p>	[5+3+2]

