
## **LAB - 10**

<u>Objective:</u> Student should understand how to design a sequential circuit given its specifications in sentence structure or state diagram or state table form. Furthermore understand the use of shift registers.

**TASK #1:** Analyze the given sequential circuit. Fill the table given below and mention the following:

- a. Input equations
- b. Output equations
- c. Excitation equations
- d. Next state equations
- e. State diagram



<b>Current States</b>		Inputs		Next States		Output
Q0	Q1	A	В	Q0 (t+1)	Q1 (t+1)	Z


Task #2: Implement a synchronous up-down counter using flip flop on logic trainer.

<u>Task #3</u>: Draw the logic diagram of a shift register with D flip flops with mode selection inputs S1 and S0 and implement the circuit on the breadboard. The shift register is to be operated according to the following function table. One stage of this register should contain a 4-to-1 line MUX and a D-type flip-flop.

Mode	Selection	Register Operations		
S1	S0			
0	0	No change		
0	1	Shift right		
1	0	Shift left		
1	1	Parallel load		
		data		

#### 4 to 1 Mux:

## Connection Diagram





#### **Function Table**

Sel	ect uts	Data Inputs				Strobe	Output
В	Α	CO	C1	C2	C3	G	Y
Х	χ	Х	Х	Х	Х	H	L
L	L	L	х	Х	Х	L	L
L	L	Н	x	X	X	L	н
L	Н	х	L	х	х	L	L
L	Н	X	Н	Х	Х	L	Н
H	L	×	X	L	X	L	L
Н	L	X	х	н	х	L	н
Н	Н	X	х	х	L	L	L
н	Н	X	х	х	н	L	Н

Select inputs A and B are common to both sections.

#### **JK FLIP FLOP**






H = HIGH Level L = LOW Level X = Don't Care

### DM74LS74A

# Dual Positive-Edge-Triggered D Flip-Flops with Preset, Clear and Complementary Outputs

# **Connection Diagram**



### **Function Table**

Inputs				Outputs		
PR	CLR	CLK	D	Q	Q	
L	Н	X	Х	Н	L	
Н	L	X	X	L	Н	
L	L	X	X	H (Note 1)	H (Note 1)	
Н	Н	1	Н	Н	L	
Н	н	1	L	L	Н	
Н	Н	L	Х	Q <sub>0</sub>	$\overline{Q}_0$	

H = HIGH Logic Level

X = Either LOW or HIGH Logic Level

L = LOW Logic Level

↑ = Positive-going Transition

Q<sub>0</sub> = The output logic level of Q before the indicated input conditions were established.

Note 1: This configuration is nonstable; that is, it will not persist when either the preset and/or clear inputs return to their inactive (HIGH) level.