

Experiment 4

EE24MTECH12008

Mannava Venkatasai

Design a band pass filter with the following specifications

Sampling frequency = 48000 Hz

$f_{\text{stop } 1} = 500 \text{ Hz}$

$f_{\text{pass } 1} = 1500 \text{ Hz}$


$f_{\text{pass } 2} = 8000 \text{ Hz}$

$f_{\text{stop } 2} = 9000 \text{ Hz}$

With the above specifications

→ The filter will allow frequencies between 1500 Hz and 8000 Hz

→ The filter will reject the frequencies below 500 Hz and above 9000 Hz




$f_L = \text{lower cutoff frequency} = 1500 \text{ Hz}$

$f_H = \text{upper cutoff frequency} = 8000 \text{ Hz}$

Generate the filter Coefficients of the band pass filter from matlab with the above specifications

let $h(n)$ be the system response

let $x(n)$ be the input signal of length L and $h(n)$ be the system response of length M



$$y(n) = x(n) * h(n) = \sum_{k=0}^{L-1} x(k) h(n-k)$$

$$n = 0 \text{ to } L+M-1$$

This in matlab can be implemented using "conv" command which will do the convolution of two signals.

→ we apply a filter to the signal of length L and response length M . the output signal we should take from $\frac{M}{2}$ to $\frac{M}{2} + L$

$$\begin{aligned} \text{i.e } y(n) &= x(n) * h(n) \\ y'(n) &= y\left[\frac{M}{2} : \frac{M}{2} + L\right] \end{aligned}$$

→ In order to have the proper output of the filter we should make sure that $L \geq M$

Implementing FIR filter in Verilog

In Verilog we cannot have inbuilt Conv functions for computing the Convolution so we need to come up with some algorithm to design FIR filter in Verilog.

$x[n] \rightarrow$ input signal of length N

$h[n] \rightarrow$ filter response of length M

$y[n] \rightarrow$ output of length $N+M-1$

Consider a shift register of length N
 $s[n]$

initially set the shift register to 1
 $s[1:N] = 1$

$idx = 1$

for $n = 1$ to $N+M-1$

$s[2:N] = s[1:N-1]$

$s[1] = x[n]$

$buffer[1] = s[1] * h[1]$

for $i = 2$ to N

$buffer[i] = buffer[i-1] + s[i] * h[i]$

end

if $idx < N$

$y[n] = buffer[idx]$

$idx = idx + 1$

end

else

$y(n) = \text{buffer}[\text{idx}]$

end

end

Figure 1 - Input Signal with freq 100Hz




Figure 2 - Matlab output




Figure 3 - Verilog Output




Figure 1 - Input Signal with freq 2000Hz




Figure 2 - Matlab output




Figure 3 - Verilog Output




Figure 1 - Input Signal with freq 6000Hz




Figure 2 - Matlab output




Figure 3 - Verilog Output




Figure 1 - Input Signal with freq 11000Hz




Figure 2 - Matlab output




Figure 3 - Verilog Output

