## Experiment 4

EE24MTECH 12008 Mannava Venkatasai

Design a band pass filter with the following specifications

Sampling frequency = 48000 HZ

FStop 1 = 500HZ


F Pass 2 = 8000 HZ

FStop 2 = 9000 HZ


with the above specifications.

-> The filter will allow frequencies between 1500Hz and 8000Hz

-> The filter will reject the Requencies below 500 Hz and above 9000 Hz




fr = lower cutoff frequency = 1500HZ fH = Upper Cuttoff frequency = 8000 HZ




Inorder to have the proper output of the filter we Should make sure that LZM

```
Implementing FIR filter in Verilog
In verilog we cannot have imbuilt Conv functions
for Computing the Convolution so
we need to Come up with Some algorithm
  to design FIR filter in Verilog.
x(n) → input signal of length N
h(n) → filter repponse of length M
y(n) -> output of length N+M-1
 Consider a Shift register of length N
  initially set the shift register to 1
S[1:N] = 1
for n = 1 to N+M-1
    S[2:N] = S[1:N-1]
    S(I) = \chi(n)
       buffer(i) = S(1) & h(i)
       For i=26N
           buffer(i) = buffer(i-1) + s(i) + h(i)
       if idx < N
         Y(n) = buffer (idx)
         idx = idx +1
```

	end
	else
	y(n) = boffer [idx]
	end
end	








Figure 1 - Input Signal with freq 11000Hz 10000 Input Signal 0 -10000Figure 2 - Matlab output 4000 **Expected Output** 2000 0 -2000 Figure 3 - Verilog Output Verilog Output 2000 0 -2000200 600 400 800 1000 1200 0 Sample Index