

Figure 1 - Input Signal




Figure 1 - Expected Output




Figure 1 - Verilog Output




Figure 2 - Input Signal




Figure 2 - Expected Output




Figure 2 - Verilog Output




Figure 3 - Input Signal




Figure 3 - Expected Output




Figure 3 - Verilog Output




Figure 4 - Input Signal




Figure 4 - Expected Output




Figure 4 - Verilog Output

