

# MEMORY MANAGEMENT

## /\* INTRODUCTION \*/ (1)

- Functionality :- Allocating and deallocating memory to the process.
- GOAL :- Efficient utilization of memory by minimizing the internal and external fragmentation.

$$\left\{ \begin{array}{l} 2^{10} \Rightarrow 1024 \approx 10^3 \Rightarrow 1K \\ 2^{20} \Rightarrow 1M \\ 2^{30} \Rightarrow 1G \\ 2^{40} \Rightarrow 1T \end{array} \right.$$

### ✓ Memory Organization Map -

0	<u>1010</u> <u>1101</u> } -----    ----- } 3	<u>000</u>	1 word $\rightarrow$ 8 bits
1	-----    ----- }	001	Capacity of the memory in Bytes,
2	-----    ----- }	010	$\Rightarrow$ [no of words * word size]
3	-----    ----- }	011	
4	-----    ----- }	100	
5	-----    ----- }	101	$\Rightarrow 8 * 8$
6	-----    ----- }	110	$\Rightarrow 64$ bit
7	-----    ----- }	111	$\Rightarrow 8$ byte.

(Memory)

$$[8-\text{words}] \rightarrow 2^3$$

- Q-1 Consider a system which has 256 KW and each has size of 64 bits. Then what is the capacity of memory in bytes.

$$\rightarrow \# \text{ no of words} \Rightarrow 256 \text{ K} \quad \text{--- (1)}$$

$$\text{size of word} = 64 \text{ bit}$$

$$= 8 \text{ byte.} \quad \text{--- (2)}$$

$$\text{capacity} = (1) * (2)$$

$$= (256 \times 8) \text{ byte.} \Rightarrow 2^8 \times 2^{10} \times 2^3 = 10^{21} \text{ byte}$$

$$= 2 \times 2^{20} = 2 \text{ MB.}$$

Q-3 Consider a system which has 512 M words and each word has the size of 16 bytes then capacity of memory is -

$$\rightarrow \# \text{ no of words} = 512 \text{ M} \quad \text{--- (1)}$$

$$\text{Size of each word} = 16 \text{ bytes} \quad \text{--- (2)}$$

$$\text{Capacity of memory} = (1) \times (2)$$

$$= 512 \text{ M} \times 16$$

$$= 512 \times 2^{20} \times 2^4$$

$$= 2^9 \times 2^{20} \times 2^4$$

$$= 2^{33} \Rightarrow 2^{30} \times 2^3$$

$$= [8 \text{ GB}]$$

Q-3 Consider a System where 32 binary bits are used to represent all the words of memory and each word has the size of 32 bits. Then what is the capacity of memory in Bytes -

$$\rightarrow \# \text{ no of words} = 2^{32}$$

$$\text{word size} = 32 \text{ bit}$$

$$\Rightarrow 4 \text{ bytes}$$

$$\text{Capacity} = 2^{32} \times 4$$

$$= 2^{32} \times 2^2$$

$$= 2^{34}$$

$$= 2^{30} \times 2^4$$

$$= 16 \text{ GB}$$

<sup>2010</sup>  
✓

### Ram Chip Introduction :-

#### RAM chip implementation -

Q-1


Ram chip size = 128 Bytes.

Organize the memory capacity of 16KB by using above Ram chip -

a) No of RAM chips required.

b) Draw the memory Organization Map.

$\rightarrow 128(B)$   
 no of word      word size.



(a) NO of RAM chip required,

$$= 16 \text{ KB}$$


128B

$$= \frac{2^7 \times 2^{10}}{2^7}$$

$$= 2^7$$

$$= 128$$

(memory)



(b) Memory organization map:

• Q-2 (Ram chip implementation)

RAM chip :-  $256 \times 1$  bit.

Memory capacity = 16 MB.



$$\text{i) No of RAM chip require} = \frac{16 \text{ MB}}{256 \times 1 \text{ bit}} \Rightarrow \frac{2^4 \times 2^{20} \times 2^3}{2^8 \times 2^1}$$

$$\Rightarrow 2^{19}$$

$$\Rightarrow 2^9 \times 2^{10}$$

$$\Rightarrow 256 K$$

ii) Memory organization map:



$$\frac{16 \times 2^{20}}{2^8} = 2^{16}$$

$$\text{RAM chip (no)} * \text{RAM chip (size)} = 16 \text{ MB}$$


$$\Rightarrow \text{RAM chip no} = \frac{16 \text{ MB}}{256 \times 1 \text{ bit}} = 256 \text{ K}$$

• **B-3 Ram chip Implementation -**

Ram chip size =  $512 \times 2$  bit.

Memory capacity =  ~~$2^8$~~   $32$  MB.

$$\text{No of Ram chip} = \frac{32 \text{ MB}}{512 \times 2 \text{ bit}} \Rightarrow \frac{2^5 \times 2^{20} \times 2^3}{2^9 \times 2^1}$$



$$\frac{2^5 \times 2^{20}}{2^9} = 2^{11} 6$$

ii) Map -

	0	1	2	3
0	□	□	□	□
1	⋮	⋮	⋮	⋮
$2^{16}-1$	□	□	□	□


main memory (32 MB) :

✓ GATE (2010)-B:

A main memory unit with capacity of 4 MB is built using  $1M \times 1$  bit DRAM chips. Each DRAM chip has  $1K$  rows of cells with  $1K$  cells in each row. The time taken for single refresh operation is  $100\text{ ns}$ . The time required to perform one refresh operation on all the cells in the memory unit is -

- a)  $100\text{ ns}$    b)  $100 \times 2^{10}\text{ ns}$    c)  $100 \times 2^{20}\text{ ns}$    d)  $3200 \times 2^{20}\text{ ns}$

$$\rightarrow \text{no of RAM chip} = \frac{4 \text{ MB}}{1M \times 1\text{ bit}} \Rightarrow \frac{2^2 \times 2^{20} \times 2^3}{2^{20} \times 2^0} \Rightarrow 2^5 \Rightarrow 32$$



cells in one DRAM chip, =  $1K \times 1K$

$$= 2^{10} \times 2^{10} \Rightarrow 2^{20} \text{ cells.}$$

Total cells to build (4 MB) main memory =  $32 \times 2^{20}$

$$\Rightarrow \frac{32 \times 2^{20} \times 100\text{ ns}}{3200 \times 2^{20}\text{ ns}}$$

## Loading, Linking and Address Binding:

### → Loading & Linking

→ Static.

→ Dynamic.

{ main

{ int x

x = add();

}

→ add()

{ Linking

{ }

{ return

{ }

Loading: When program load in main memory.

- Static :-

→ Loading the entire program into memory before the start of the program execution is called static loading.

→ Inefficient utilization of memory because whether it is required or not required, the entire program is brought into main memory.

→ The program execution will be faster.

Linking → Linking all the modules / functions of the program.

→ If the static loading is used, then static linking will be applied.

- Dynamic :-

→ Loading the program into memory on demand is called as dynamic loading.

→ The efficient utilization of memory.

→ The program execution will be slower.


→ If the dynamic loading is used accordingly the dynamic

-linking will be applied.

→ The majority of O.S will use dynamic loading/linking strategy.

- Addressing Binding :- Association of program instruction and data to the actual physical memory locations is called Address Binding.

Program P<sub>1</sub>



- Type of Address Binding :-

- | → Compile time Address Binding (compiler)
- | → Load time A.B (loader)
- | → Dynamic or Execution time A.B (processor)

- \* compile time A.B :-

→ If the compiler is responsible of association of program instructions and data to the actual physical memory locations is called compile time A.B.

→ The compile time Address Binding will be done before loading the program into the main memory.

→ The compiler leads to interrupt with O.S memory manager to perform compile time address binding.

\* Load time A.B :- The Load time A.B will be done after the program is loaded into main memory.

\* Execution time or dynamic A.B :- The Address binding will be postponed even after the loading the program into main memory.

→ This type of A.B will be done at the time of program execution.

→ Processors does this type of A.M.

→ The Majority of the O.S uses the Dynamic A.B.

### Memory Management Techniques Introduction :-

#### Memory Management Techniques

##### Contiguous


→ fixed partition schemes.

→ variable partition.

$P_1 \rightarrow I_1$

$\rightarrow I_2$

$\rightarrow I_3$



(Contiguous)

##### Non-contiguous

\* → paging.

→ multi-level.

→ Inverted.

→ Segmentation.

→ segmented paging.

$P_1 \rightarrow I_1$

$\rightarrow I_2$

$\rightarrow I_3$



Non contiguous.

## • Fixed partition Schemes:-

[contiguous Allocation schemes]

0		50KB
1		100 KB
2		200 KB
3		160 KB
4		350 KB
5	P1 10 KB	70 KB
6		120 KB
7		200 KB

memory = 8

→ In fixed partition Schemes memory will be divided into fixed no of partitions.  $P_1 = 60KB$

→ fixed means no of partitions are fixed not the size of partition.

→ In one partition only 1 process will be accommodated. = 8 process.

→ The degree of multiprogramming is restricted by the no of partitions in the main memory.

→ Internal fragmentation.

Every partition is associated with the limit Registers-


1) Lower limit :- starting address of the partition.



2) Upper limit :- Ending address of the partition.

## • Variable partition Schemes:-

[contiguous Allocation Schemes]



→ In this scheme, initially the memory will be single contiguous free block.

→ Whenever the request by the process is accordingly the partition will be made.

$$\begin{array}{l}
 P_1 \rightarrow 150KB | P_4 \rightarrow 350KB \\
 P_2 \rightarrow 50KB | P_5 \rightarrow 70KB \\
 P_3 \rightarrow 200KB | P_6 \rightarrow 150KB \\
 | P_7 \rightarrow 100KB
 \end{array}$$

To Avoid the problem of External fragmentation:-

\* Compaction :- is undesirable. Moving all the process towards the top or towards the bottom to make the free available memory in a single contiguous place is called as compaction.

→ Compaction is undesirable to implement because it disturbs all the running process in the memory.

### • Partition Allocation Schemes:

When more than one partition is freely available to satisfy the request of the process then for the decision making of selecting a partition will be done by partition allocation methods.

1) First fit :- Allocate the process in the partition which is first sufficient partition from the top of the memory.

2) Best fit :- Allocate the process in the partition which has the smallest sufficient partition among the free available partition.


To do this, we need to do searching. To find out the smallest partition, it requires searching all the partitions in the memory.

3) Worst fit :- Allocate the process in a partition which is largest sufficient among all the free available partition.

To find out the largest sufficient, it requires to search all the partitions in the memory.

4) Next fit :- Next fit also works like the first fit but it will search for first sufficient partition from the last allocation point.

- Best fit, first fit, worst fit, & next fit (Question-1) :-




(Question-2) :- How many successive request of 6K will be satisfied by using the first fit and assuming variable partition scheme? (from above diagram)

- a) 16 b) 17 c) 18 d) 19

$$\rightarrow 1+2+3+3+1+1+2+6 \Rightarrow 19$$

Ques (Question-3) :-

Request from the process are 300K, 25, 125K, and 50K respectively.




The above request could be satisfied with  
(Assume variable partition scheme)

a) Both best fit and first fit.

✓ First fit but not Best fit.

c) Best fit but not first fit.


d) neither best fit nor best fit.  
first



✓ Buddy System Theory: In the Buddy System initially the memory will be single continuous free block.

→ whenever the request by process comes in the memory will be divided into 2 half blocks.

→ If the request still small, the lower block of the memory is further divided into 2 half block again. In the buddy system, the memory will be allocated from the lower level blocks to the higher blocks.




Quesion - 1 (Buddy System) -

In a Buddy system of memory management, successive request of 50K, 25K, and 35K are satisfied with 256K of Available memory. How many blocks (with size) are left.

✓ Two BLOCK (32K, 64K)

- b) One block (94K)  
 c) One block (145K)  
 d) Memory blocks with varying sizes.

→



GATE  
\*\*

### PAGING (Non Contiguous) (11)

Logical Address Space (LAS) or virtual Address space (VAS)

Logical Address or virtual Address (VA) → Bits.

→ words  
→ Bytes.

Physical Address space (PAS) → Bits.

Physical Address (PA) → Bits.

$$(1) L.A.S = 128 \text{ MW}$$

$$\Rightarrow 2^7 * 2^{20}$$

$$\Rightarrow 2^{27}$$

$$\boxed{L.A = 27 \text{ bits}}$$

$$(2) L.A = 38 \text{ bits}$$

$$L.A.S = 2^{38}$$

$$= 2^8 * 2^{30}$$

$$= 256 \text{ GW}$$

$$(3) P.A = 16 \text{ bits}$$

$$PAS = 2^{16}$$

$$= 2^6 * 2^{10} \Rightarrow 64 \text{ KW.}$$

$$(1) P.A.S = 32 \text{ MW}$$

$$= 2^5 * 2^{20}$$

$$= 2^{25}$$

$$\boxed{P.A = 25 \text{ bits}}$$

- LAS and PAS :

✓ CPU always generates Logical Address.

$LA \gg PA$

→ The technique of mapping processor generated logical Address to physical Address is called as paging.

- LAS division into Pages -

$$L.A \Rightarrow 13 \text{ bits} \rightarrow L.A.S \Rightarrow 2^{13} = 2^3 * 2^{10} \Rightarrow 8 \text{ KW} \Rightarrow 8 \text{ pages.}$$

$$P.A \Rightarrow 12 \text{ bits} \rightarrow P.A.S \Rightarrow 2^{12} \Rightarrow 4 \text{ KW.}$$

① L.A.S will be divided into equal size pages.

Page size = 1KW

$$\# \text{ pages} = \frac{L.A.S}{\text{page size}} \Rightarrow \frac{8 \text{ KW}}{1 \text{ KW}} \Rightarrow 8$$

L.A.S	
0	← 000
1	← 001
2	← 010
3	← 011
4	← 100
5	← 101
6	← 110
7	← 111

↑ page nos ↓

3 bits.

- PAS division into Frames -

PAS is divided into equal size frames.

\* Page size is Always same as frame size.

Frame size  $\Rightarrow$  1KW

$$\# \text{ Frames} \Rightarrow \frac{P.A.S}{\text{frame size}} \Rightarrow \frac{4 \text{ KW}}{1 \text{ KW}} \Rightarrow 4$$

Page table

0	P <sub>7</sub>	00
1	P <sub>5</sub>	01
2	P <sub>3</sub>	10
3	P <sub>1</sub>	11

↑ frame No. ↓

2 bits.

## \* Some Important Conclusions -

$$\rightarrow \boxed{\# \text{ pages} = \frac{\text{L.A.S.}}{\text{Page size}}}$$

L.A.S. is divided into equal size pages.

$$\boxed{\# \text{ frames} = \frac{\text{P.A.S.}}{\text{frame size}}}$$

P.A.S. is divided into equal size frames.

PAGE size is Always same as FRAME size

Whenever the paging is applied the page table will be maintained.


→ No of entries <sup>in the</sup> in page table is same as no of page in L.A.S.

→ page table entry contains the frame no.

### • 1Kw page Details:

1Kw page will look like this.

$1K$   
 $2^{10} \rightarrow$  (10 bits)



## • Paging Diagram -


When: L.A  $\Rightarrow$  13 bits.

P.A  $\Rightarrow$  12 bits.

p  $\rightarrow$  no of bits required to represent pages of L.A.S or page no.

d  $\rightarrow$  no of bits required to represent the pages offset.

f  $\rightarrow$  The no of bits required to represent the frame no.



Page Table

## • Paging Technique Question - 1 :-

Consider a system which has Logical Address = 27 bits and physical address = 21 bits, and page size = 4KW. calculate no of pages and no of frames. [page size = frame size]

$$\rightarrow L.A = 27 \text{ bits}$$

$$L.A.S \Rightarrow 2^{27}$$

$$P.A = 21 \text{ bits}$$

$$P.A.S = 2^{21} \text{ bits}$$

$$\# \text{No of pages} = \frac{L.A.S}{4 \text{ KW}}$$

$$= \frac{2^{27}}{2^3 \times 2^{10}} \Rightarrow 2^{25} \\ \Rightarrow 2^5 \times 2^{10} \Rightarrow 32K$$

$$\# \text{No of frames} = \frac{P.A.S}{4 \text{ KW}} \Rightarrow \frac{2^{21}}{2^2 \times 2^{10}}$$

$$\Rightarrow 2^9$$

Question - ②

Consider a system which has no. of pages =  $2^k$  and page size is  $4\text{KB}$ . The physical address 18 bits then calculate L.A. and no of frames.

$$P.A = 18$$

$$\begin{aligned} \rightarrow \# \text{ no of pages} &= \frac{L.A.S}{\text{page size}} \\ \Rightarrow \cancel{L.A.S} &= 2^k * 4\text{KB} \\ &= 2^k * 2^{10} * \cancel{2^10} \\ &= \underline{\underline{2^k}} \end{aligned}$$

$$L.A. = 2^k \text{ bits}$$

$$\begin{aligned} \# \text{ no of frames} &= \frac{P.A.S}{\text{no. of space}} \\ &= \frac{2^{18}}{4\text{KB}} \Rightarrow \frac{2^{18}}{2^3 * 2^{10}} \\ &= \underline{\underline{2^6}} \\ &= 64 \end{aligned}$$

Question - ③

Consider a system with L.A.S of  $128\text{MW}$  and physical Address = 24 bits. The P.A.S divided into  $8\text{K}$  frames. Then what is the page size and how many pages in L.A.S.

$$\rightarrow L.A.S = 128\text{MW}$$

$$\text{pagesize} = 2\text{KB}$$

$$\begin{aligned} \# \text{ no of pages} &= \frac{P.A.S}{\text{size of page}} \\ &= \frac{128 * 2^{20}}{2 * 2^{10}} \\ &= \frac{2^7 * 2^{20}}{2^{11}} \\ &= 2^{16} \\ &= \cancel{2^6 * 2^{10}} \\ &= \underline{\underline{64K}} \end{aligned}$$

$$P.A = 24 \text{ bits}$$

$$P.A.S = 2^{24}$$

$$\text{no of frames} = 8\text{K}$$

$$\# \text{ no of frames} = \frac{P.A.S}{\text{frame size}}$$

$$\Rightarrow \text{frame size} = \frac{2^{24}}{8\text{K}}$$

$$= \frac{2^{24}}{2^3 * 2^{10}} \Rightarrow 2^{11}$$

$$= 2 * 2^{10}$$

$$= \underline{\underline{2\text{K}}}$$

$$( \text{page size} = \text{frame size} )$$

Grade-2002

• Question - 1

Consider a system with L.A. equal to 32 bits. The P.A.S is 64 MB. The page size is 4 KB. The memory is byte addressable. The page table entry size of 2 bytes. What is the approximate size of page table in bytes.

- (a) 1 MB    (b) 2 MB    (c) 4 MB    (d) 8 MB.

→ (No of entries in page table = No of pages in L.A.S)

$$\begin{aligned} \text{No. of pages} &= \frac{\text{L.A.S}}{\text{page size}} \\ &= \frac{2^{32}}{4 \text{KB}} \\ &= \frac{2^{32}}{2^2 \times 2^{10}} \\ &= 2^{20} \end{aligned}$$

$$\begin{aligned} \text{L.A} &= 32 \text{ bits} \\ \text{L.A.S} &= 2^{32} \end{aligned}$$

$$\begin{aligned} \text{So approximate size of page table} &= \text{No of entries} * \text{entry size} \\ &= 2^{20} * 2 \\ &= 2 * 2^{20} = 2 \text{M.} \end{aligned}$$

• Question - 5

Consider a system having a page table with 4K entries. The L.A. is 29 bits. What is the physical Address if the system has 512 frames.

→ L.A = 29 bits.

$$\# \text{no of page} = \frac{\text{L.A.S}}{\text{page size}}$$

$$\text{page size} = \frac{2^{29}}{2^2 \times 2^{10}} \quad (4\text{K})$$

# of entries in P.T

=

# of page is L.A.S

$$\text{no of frames} = 512$$

$$\begin{aligned} \# \text{no of frames} &= \frac{\text{P.A.S}}{\text{frame size}} \\ \text{frame size} &= \frac{\text{P.A.S}}{512} \end{aligned}$$


$$\begin{aligned} \Rightarrow \text{P.A.S} &= 512 * 2^{17} \\ &= 2^9 * 2^{17} \\ &= 2^6 * 2^{20} \\ &= 32768 * 2^{26} \end{aligned}$$

frame  
size =  
page size

$\checkmark \boxed{\text{P.A} = 26}$ .

Question - ⑥

Consider a question system where the  $L.A.S = P.A.S = 2^{16}$  bytes and page size  $\Rightarrow 512$  bytes. The memory is byte addressable. The page table entry size is 2 bytes. The page table entry also contains other information like 1 bit for valid and invalid, 1 bit for reference, 3 bit for page information/protection and 1 bit for dirty bit. How many bits are still available in page table entry to store Ageing information.



$$\text{no of frame (pg entry)} = \frac{P.A.S}{\text{frame size}}$$

$$= \frac{2^{16}}{512} \Rightarrow \frac{2^{16}}{2^9} \Rightarrow 2^7$$

7 bit required to identify a particular frame no.

$$16 - (6+7)$$

= 3 bits (freely available)

to store Ageing information.

Question - ⑦

Consider a system which has L.A.S of 256 MB. The physical Address = 24 bits. The memory is byte addressable. The P.A.S is divided into 8 KB frames. Then how many pages are there in the L.A.S.

$$\rightarrow L.A.S = 256 \text{ MB}$$

$$P.A = 24 \text{ bits.}$$

$$\text{no of frames} = 8 \text{ KB}$$

$$\text{no of page} = \frac{L.A.S}{\text{page size}} \Rightarrow \frac{2^8 * 2^{20}}{8 \text{ KB}}$$

$$\Rightarrow \frac{2^8 * 2^{20}}{2^{13}}$$

$$\Rightarrow 2^{15}$$

$$\Rightarrow 32 \text{ K}$$

• Question - 8

\* [The internal fragmentation in the paging is considered as  $\frac{P}{2}$  where  $P$  is the page size]

Consider a system  $L.A.S = P.A.S = 'S' \text{ Bytes}$ , and  
page size = ' $P$ ' Bytes.

page table entry size = ' $e$ ' Bytes.

The memory is byte addressable. What is the optimal value of page size by minimizing the memory overhead of maintaining page table and internal fragmentation in the paging.

$$\textcircled{a} \quad P = \sqrt{2se^2} \quad \textcircled{b} \quad P = \sqrt{2s^2e} \quad \textcircled{c} \quad P = \sqrt{2se} \quad \textcircled{d} \quad P = \sqrt{2(se)^2}$$

$$\rightarrow \text{No of pages} = \frac{\text{L.A.S}}{\text{page size}}$$

$$= \frac{s}{P}$$

$$P.T + I.F$$

$$\frac{se}{P} + \frac{P}{2} \Rightarrow \frac{d}{dp}$$

$$P.T = \frac{s}{P} * \text{size of entry}$$

$$= \frac{se}{P}$$

$$\Rightarrow \frac{d}{dp} \left( \frac{se}{P} + \frac{P}{2} \right) = 0$$

$$\Rightarrow -\bar{P}^2 se + \frac{1}{2} = 0$$

$$\Rightarrow \bar{P}^2 se = \frac{1}{2}$$

$$\Rightarrow \bar{P}^2 = \frac{1}{2se}$$

$$= P^2 = 2se$$

$$\boxed{P = \sqrt{2se}}$$

• Performance of paging :

→ The page table of the processes will be stored in the main memory.

→ The main memory Access time =  $M$ ,

→ If the page table stored in the main memory, the formula for effective memory Access time (EMAT).


$$\boxed{\text{EMAT} = 2m}$$

## • TLB Introduction :

(Translation Lookaside Buffer).

→ This is added to improve the performance of paging.

→ The TLB contains frequently referred page numbers and corresponding frame numbers.



$$TLB \text{ Access time} = 'c'$$

$$TLB \text{ hit ratio} = \chi$$

$$EMAT \Rightarrow \chi(c+m) + (1-\chi)(c+2m)$$

$$EMAT \Rightarrow (\chi(c+m)) + (1-\chi)(c+2m)$$

$\downarrow$  TLB hit       $\downarrow$  TLB miss

• Q-1

Consider a system which has main memory Access time = 100 ns and TLB access time = 20 ns and TLB hit ratio 95% then what is the effective memory access time with TLB and without TLB.

$$\rightarrow m = 100 \text{ ns}$$

$$TLB = 20 \text{ ns}$$

$$\chi = 95\% \Rightarrow 0.95$$

i) with TLB:

$$EMAT = \chi(m+c) + (1-\chi)(c+2m)$$

$$= 0.95(120) + (1-0.95)(20+200)$$

$$= 0.95 \times 120 + 0.05 \times 220$$

$$= 114 + 11$$

$$= 125 \text{ ns}$$

(ii) without TLB:

$$\begin{aligned}E_{MAT} &= 2 \text{ m} \\&= 2 * 100 \\&= 200 \text{ ns}\end{aligned}$$

• 2

What hit ratio is required to reduce effective memory access time from 300ns without TLB to 250 with TLB.

TLB Access time is 60ns.

→ without TLR = 300ns


$$\text{EMAT} \Rightarrow 2m \Rightarrow 300 \text{ ns}$$
$$m \Rightarrow 150 \text{ ns}$$

WITH TIB = 25.0

$$\begin{aligned}
 \text{EMAT} &= x(c+m) + (1-x)(c+2m) \\
 \Rightarrow 250 &= x(60+150) + (1-x)(60+300) \\
 \Rightarrow 250 &= 210x + 360 - 360x \\
 \Rightarrow 150x &= 110 \\
 \Rightarrow x &= 11/15 \\
 \Rightarrow x &= 0.733 \\
 \Rightarrow x &= 73.3\%
 \end{aligned}$$

## MULTI LEVEL Paging :-

$$1.A = 32 \text{ bits}$$



→ To avoid overhead of maintaining large page tables, the multilevel paging will be implemented.

→ In the multilevel paging, the paging will be applied on page table.


~~P<sub>1</sub>~~ → No of bits required to represent the page of page table.

P<sub>2</sub> → The no of bits required to represent the page size of page table.

$\kappa$  → Address of page of page table.

Q-1 Consider a system with 2 level paging applicable.

The page table has been divided into 2K pages. Each of size 4K words. If P.A.S is having 64 MW, which is divided into 16 K frames, and the page table entry size is 4 Bytes, then calculate.



(a)  $(11+12+12) \Rightarrow 35$  bits.

(b)  $64 \text{ MB} \Rightarrow 2^6 \times 2^{20} \Rightarrow 2^{26}$   
 $= 26$  bits

(c)  $2K \times 1 \text{ Byte}$   
 $\Rightarrow 2^10 \times 1$   
 $\Rightarrow 2^{13} \text{ Bytes.}$

(d)  $1K \times 4 \text{ Bytes.}$   
 $= 2^{10} \times 2^2$   
 $= 2^{14} \text{ Bytes.}$

Q-2


Consider a system with 2-level paging applicable. The page table is divided into 8K pages, each of 16KB. The memory is byte addressable. If the P.A.S is 128 megabytes which is divided into 1KB frames. The page table entry size of outer page table is 32 bits and page table entry size of inner page table is 64 bits. The calculate -

a) Length of LA •  $(13+14+18)$  bits  $\Rightarrow 45$  bits.

b) Length of PA,  $2^{27} \Rightarrow 27$  bits.

c) Outer page table size,  $32 \times 8K \Rightarrow 2^5 \times 2^3 \times 2^{10} \Rightarrow 2^8$  bits  $\Rightarrow 2^{15}$  Bytes

d) Inner page table size,  $\frac{64 \times 16 \text{ KB}}{\text{bit}} = (2^{6-3} \times 2^{4+10}) \text{ B}$  P.A.S  
 $\Rightarrow 2^{17}$  Bytes.




• Performance of 2 Level paging with out TLB :-

Let the main memory access time = 'm'.

→ If all the page tables are stored in the main memory.

$$EMAT = 3m$$



→ If the TLB is added to improve the performance. The TLB contains frequently referred page No's and corresponding frame no.


$$EMAT = \underbrace{\alpha(c+m)}_{TLB \text{ hit}} + \underbrace{(1-\alpha)(c+3m)}_{TLB \text{ miss}}$$

$\alpha = TLB \text{ access time}$

✓ INVERTED Paging :-

→ To Avoid the overhead of maintaining the page table of every process, the ~~not~~ Inverted paging will be implemented.

→ In Invert Inverted paging only 1 page table is maintained for all the process.

**Q-1**

Consider a system with Logical Address = 34 bits and physical Address = 29 bits. The page size is 16 KB. The memory is byte Addressable. The page table entry size is 8 bytes. The calculate

✓ 1) conventional page table size.

✓ 2) Inverted page table size.

$$\boxed{\text{Pgt size} = \frac{\text{No of entry}}{\text{size of entry}} * \text{size of page table}}$$

→ 1) conventional p.t size,

$$\boxed{\text{No of entry} = \text{no of page}}$$

$$\text{No of entry} = \frac{\text{P.A.s}}{\text{page size}} \Rightarrow \frac{2^{34} \text{ bits}}{16 \text{ KB}} \Rightarrow \frac{2^{34}}{2^{19}} \Rightarrow 2^{20}$$

$$\begin{aligned} \text{P.T size} &= 2^{20} * 8 \text{ byte} \\ &= \boxed{8 \text{ MB.}} \end{aligned}$$

✓ 2) Inverted page table size,

$$\boxed{\text{No of entry} = \text{no of frames}}$$

$$\text{No of entry} = \frac{\text{L.A.s}}{\text{frame size}} \Rightarrow \frac{2^{29}}{16 \text{ KB}} \Rightarrow \frac{2^{29}}{2^{19}} \Rightarrow 2^{10} \text{ bytes}$$

$$\text{P.T size} = 2^{10} * 8 \text{ b} \Rightarrow 2^{18} \text{ B}$$

$$\Rightarrow 2^8 * 2^{10} \text{ B} \Rightarrow \boxed{256 \text{ KB.}}$$

**Q-2**

Consider virtual Address space of 32 bits and page size of 4KB.

Consider RAM of 128KB. What will be the ratio of page table and inverted page table size of each entry in both is of 4 Bytes?

a)  $2^{15}:1$

b)  $2^{20}:1$

c)  $2^{10}:1$

d) None of the above.

$$\rightarrow L.A(v.A) = 32 \text{ bits}$$

$$\text{page size} = 4 \text{ KB}$$

$$P.A.S = 128 \text{ KB}$$

$$\text{frame size} = 4 \text{ KB}$$

$$\boxed{\text{Page table size} = \text{no of entries} * \text{size of entries}}$$

$$\begin{aligned} P.T_N &= \left( \frac{2^{32}}{4 \text{ KB}} \right) * 4B \\ &= \left( \frac{2^{32}}{2^{12}} \right) * 4B \\ &= 2^{20} * 4B. \end{aligned}$$

$$\begin{aligned} P.T_{INV} &= \left( \frac{2^7 * 2^{10}}{4K} \right) * 4B \\ &= \frac{2^7}{2^{12}} * 4B \\ &= 2^5 * 4B. \end{aligned}$$

$$\text{ratio} \Rightarrow \frac{P.T_N}{P.T_{INV}} \Rightarrow \frac{2^{20} * 4}{2^5 * 4} \Rightarrow \frac{2^{15}}{1} = \boxed{2^{15}:1}$$

**Q-3**

Suppose that a certain computer with paged virtual memory has 4KB pages, A 32-bit byte addressable virtual address and 30 bit byte addressable physical address. The system manages an inverted page table where each entry includes the page number plus 12 overhead bits. How big is the basic inverted page table including number and overhead bits.

a)  $2^{10}$  Bytes  b)  $2^{20}$  Bytes  c)  $2^{30}$  Bytes  d)  $2^{32}$  Bytes.

$$\rightarrow \text{Page size} = 4 \text{ KB} \quad P.A = 30 \text{ bit}$$

$$L.A = 32 \text{ bits}$$

P.T size = no of entries \* size of entry

$$\begin{aligned}
 &= \left( \frac{P.A.S}{\text{Size of frame}} \right) * \left( \frac{20 \text{ bit}}{\text{Pg.NO} + 12 \text{ bits}} \right) \\
 &= \left( \frac{2^{30}}{2^{12}} \right) * (20 \text{ bit} + 12 \text{ bit}) \\
 &= 2^{18} * 32 \text{ bit} \\
 &= 2^{18} * 4 \text{ Bytes.} \\
 \boxed{\text{P.T size} = 2^{20} \text{ Bytes}}
 \end{aligned}$$

**Q-4** Assume a machine with 64 MB physical memory and 32 bit virtual address. If the page size is 4 KB, then what is the approximate size of the page table?

- (a) 16 MB (b) 1 MB (c) 24 MB (d) 2 MB

→ P.T size = no of entries \* P.T entry size

$$(i) P.A.S = 64 MB \quad | \quad 2^6 * 2^{20} = 2^{26}$$

$$(ii) P.A = 26 \text{ bit}$$

$$(iii) \text{virtual address (1.A)} = 32 \text{ bits}$$

$$(iv) \text{Page size} = 4 \text{ KB} = 2^{12} \text{ Byte.}$$

$$\text{no of entries} = \frac{2^{32}}{2^{12}} \Rightarrow 2^{20}$$

$$\text{P.T entry size} = 19 \text{ bit} (= 16 \text{ bit})$$

↓  
(frame size)


$$\text{P.T size} = 2^{20} * 16 \text{ bit}$$

$$= 2^{20} * 2 \text{ byte}$$

$$= 2 \text{ MB}$$

$$\begin{aligned}
 \text{no of frames} &= \frac{P.A.S}{\text{Page size}} \\
 &= \frac{2^{26}}{2^{12}} \\
 &= 2^{14}
 \end{aligned}$$

## SEGMENTATION & SEGMENTED PAGING:



- Some points:-

→ No of entries in segment table = No of segments in L.A.S.

→ The paging does not follow the user's view of memory allocation.

→ To achieve user's view of memory allocation, the soft segmentation will be implemented.


→ In segmentation the L.A.S is divided into segments.

→ The segments will vary in size.

(S) → No of bits required to represent the segments of L.A.S or segment No.

(L) → segment offset No of bits required to represent segment size or word no of the segment.


→ The variable size segments are brought into P.A.S  
so that the segmentation is just behaving like variable partition scheme.



Hence it suffers from External fragmentation.

- Paging on Segmentation when Segment size increase:

→ problems of external fragmentation and lengthy search times can be solve by paging the segments.




calculate -

1) length of L.A.  $\rightarrow (10 + 9 + 10 + 8) \rightarrow 37$  bit

2) length of P.A.  $\rightarrow 18 + 8 \rightarrow 26$  bit

3) Page table size of segment  $\rightarrow 1K * 9$  byte  $\rightarrow 9KB$ .

4) Page table size of segment table  $\rightarrow 1K * 4B \rightarrow 4KB$



Consider a system using segment paging Architecture.  
The segment is divided into 8K pages each of size 2KB and  
segment table is divided into 4K pages each of size 1KB.


- Length of L:A.  $\rightarrow (12 + 10 + 13 + 11) \rightarrow 46$  bit.

Length of P.A.  $\rightarrow 26$  bits.

page table size of segment  $\rightarrow 2^3 * 4$  byte  $\rightarrow 2^{15}$  Byte  $\rightarrow 32$  KB

page table size of S.T.  $\rightarrow 4K \text{ bits} : 4B \rightarrow 16KB$

The no. of frames in P.A.'S  $\rightarrow 2^{15}$  Byte.



$$\text{no of frames} = \frac{\text{P.A.S}}{\text{Avg of frames}} \\ = \frac{2^{26} B}{9 \text{ KB}} \Rightarrow 2^{15}$$

**[Q-3]**


Consider a system using segmented paging architecture where

$$\text{L.A.S} = \text{P.A.S} = 2^{16} \text{ Bytes}$$

L.A.S is divided into 8 equal size segments. The segment is divided into equal size pages where which are in the powers of 2 in term of page size. The memory is byte addressable. The page table entry size is 2 bytes. The page tables are ~~charter~~ stored in the main memory. What must be the page size of segment in Bytes so that the page table of the segment exactly fits in 1 page frame?

$$\rightarrow \text{size of segment} = \frac{2^{16}}{8} = \frac{\text{L.A.S}}{\text{no of segment}} \\ = 2^{13} \text{ bytes.}$$

$$\text{P.T size} = \frac{2^{13}}{n} * 2 \text{ bytes}$$



$$\Rightarrow \frac{2^{14}}{n} = n$$

~~$\Rightarrow \frac{2^{14}}{n} = 2^{14}$~~

$$\Rightarrow \frac{2^{14}}{2^y} = 2^y$$

$$\Rightarrow 2^{2y} = 2^{14}$$

$$2^y = 7$$

$$\text{P.T size} = \frac{\text{(no of page)}}{\text{(no of page)}} * \text{size of entry}$$

$$= \left( \frac{2^{13}}{n} \right) * 2$$

$$2^7 = 128$$

## • VIRTUAL MEMORY:

Virtual Memory gives an illusion to the programmers that programs of larger size than actual physical memory can be executed.

Example :- If program size = 200KB

And Available P.A.S = 100KB.


• Virtual Memory will be implemented using -

- ① Demand paging.
- ② Demand segmentation.

→ If we are using paging technique as memory management technique then we use demand paging.

→ If we are using segmentation as Memory Management technique, we use demand segmentation.

### • Demand Paging Concept :-



- Demand paging Conclusion :

Step 1):- The CPU is trying to access a page which is not available in the main memory, hence page fault occurs.

Step 2):- The program execution will be stopped and the signal will be send to the O.S regarding the page fault. Then the O.S authenticates the validity of the process.

Step 3):- Then O.S will be search for required page in the L.A.S.

Step 4):- The required page will be brought from L.A.S to P.A.S. The page replacement Algorithms will be used, for decision making of replacing of page in the P.A.S.

Step 5):- The Page Table will be uploaded accordingly.

Step 6):- Signal will be sent to CPU to continue the program execution.

Then CPU will access the required page from the main memory and it will continue the program execution.

→ The time taken to service a page fault is called as page fault service time.

→ Virtual memory increases degree of multiprogramming.

## • Demand Paging Performance:

→ Loading the page into memory on Demand.  
(Whenever the page fault occurs)

→ The page fault service time includes the time required to perform all the 6 steps.

→ If page fault service time = S

Main memory access time = M.

page fault rate = P.

$$\text{Then } \boxed{\text{EMAT} = p \times S + (1-p) M}$$

As  $S \gg M$ .

page table access time is negligible in comparison to S,  
so we ignore it for page fault.

Virtual memory [Q-1]

Consider a system which has main memory access time = 10ns  
(ms)  
page fault service time = 200 ns. page hit ratio is 95%  
What is EMAT. (S) (P)

$$\rightarrow \boxed{\text{EMAT} = p \times S + (1-p) \times m}$$

(Page fault)

$$p = 1 - 0.95 \\ = 0.05$$

$$\Rightarrow 0.05 \times 200 + (1 - 0.05) \times 10$$

$$= 2 \times 95 + 0.5 \times 10 \Rightarrow 190 + 5$$

$$= 195 \text{ ns.} \Rightarrow 19.5 \text{ ns.}$$

$$= 195 \text{ ns.}$$

x

$$1 \text{ ms} = 10^6 \text{ ns}$$

B-2

Suppose if an instruction takes  $i$  microseconds and additional  $j$  usec if the page fault occurs. What is the effective instruction access time. If the page fault occurs on an average for every  $K$  instruction.

- (a)  $i + \frac{j}{K}$     (b)  $j + \frac{i}{K}$     (c)  $K + \frac{j}{i}$     (d)  $i + \frac{j}{K}$ .

$$\begin{cases} m \Rightarrow i & \text{(1)} \\ s \Rightarrow i + j \text{ usec} & \text{(2)} \end{cases}$$

$$P \Rightarrow \frac{1}{K} \quad \text{(3)}$$

$$EMAT = P * s + (1-P) * m$$

$$= \frac{1}{K} (i + j) + (1 - \frac{1}{K}) * i$$

$$= \frac{(i+j)}{K} + \frac{(K-1)}{K} * i$$

$$= \frac{1}{K} (j + i + K(i - 1))$$

$$= \frac{j}{K} + i$$

$$EMAT \leq i + \frac{j}{K}$$

GATE  
2011

B-3 the page fault service time is 10ms and the main memory access time is 20ms. If one page fault is generated for every  $10^6$  memory access. Then what is the effective Access time for memory.

- (a) 21 ns    (b) 30 ns    (c) 23 ns    (d) 35 ns.

$$\rightarrow s \Rightarrow 10 \text{ ms} \Rightarrow 10^7 \text{ ns.}$$

$$m \Rightarrow 20 \text{ ms.}$$

$$P = \frac{1}{10^6}$$

$$EMAT = P * s + (1-P) * m$$

$$= \frac{1}{10^6} * 10^7 + (1 - \frac{1}{10^6}) * 20$$

$$= 10 + 20 - \frac{20}{10^6}$$

$$= 30 - \frac{20}{10^6} \Rightarrow 30 - 0 \approx 0 \Rightarrow 30.$$

**Q8-4**

Consider a demand paging environment and it takes 8ms to service a page fault, if either an empty frame is available or replaced page is not modified, and it takes 20ms, if the replaced page is modified. Assuming main memory access time is 1ms. Further assume that page to be replaced is modified 70% of time. Then what is the maximum acceptable page fault rate to get an EMAT not more than 2ms.

(a)  $P = 0.32$       (c)  $P = 0.64$

(b)  $P = 0.16$       (d)  $P = 0.72$ .

→

$$\begin{aligned} s &\rightarrow 8 \text{ ms } (\text{pg modified}) \times \left\{ \begin{array}{l} 70\% \\ 30\% \end{array} \right. \quad P = ? \\ &\rightarrow 20 \text{ ms } (\text{pg modified}) \checkmark \end{aligned}$$

$m \rightarrow 1 \text{ ms}$

$$E.MAT = P * s + (1 - P) * m$$

$$= P * [(0.70 * 8 \text{ ms}) + (0.30 * 20 \text{ ms})] + (1 - P) * 1. \leq 2$$

$15.4P \leq 1$


$P \leq 0.069$ .

**Q8-5**) Consider a system where the page fault service time is 200 ms and main memory access time = 10 ms. The TLB is added to improve the performance. The 80% references are found in the TLB and that of remaining 10% cause page fault. The TLB access time and page table access time are negligible, then what is EMAT.

- (a) 12.8 ms (b) 13.8 ms (c) 14.8 ms (d) 15.8 ms

→  $s \rightarrow 200 \text{ ms}$

$m \rightarrow 10 \text{ ms}$ .



classmate

Date:

Page:

$$EMAT = .80 \times (10ms) + .20 [P \times s + (1-P) \times m]$$

$$= 8 + .20 [1 \times 200 + .9 \times 10]$$

$$= 80.4 \boxed{13.8ms}$$

## ✓ Page Replacement: (Algorithms) -

- 1) FIFO  $\rightarrow$  First in First out.
- 2) optimal page Replacement.
- 3) Least Recently Used (LRU).
- 4) Most Recently Used (MRU)

Page replacement FIFO -

Question-1

Reference string : 7, 0, 1, 2, 0, 3, 0, 4, 2, 3, 0, 3, 2, 1, 2, 0, 1, 7, 0, 1  
1, 7, 0, 1

Assume 4 frames are allocated to the process.

→	7	0	1	2	0	3	0	4	2	3	0	3	2	1	2	0	1	7	0	1
	1	2	2	2	2	2	2	2	2	2	2	X	1	1	1	1	1	1	1	
	1	1	1	1	1	1	1	X	0	0	0	0	0	0	0	0	0	0	0	
	0	0	0	0	0	X	4	4	4	4	4	4	4	4	4	4	X	7	7	
	7	7	7	7	X	3	3	3	3	3	3	3	X	2	2	2	2	2	2	
*	*	*	*	*	*	*	*	*	*	*	*	*	*	*	*	*	*	*	*	

↓  
(page fault)

10 page faults

Q-2

Reference string : 7, 0, 1, 2, 0, 3, 0, 4, 2, 3, 0, 3, 2, 1, 2, 0, 1, 7, 0, 1

Assume 3 frames are allocated to the process.

7	0	1	2	0	3	0	4	2	3	0	3	2	1	2	0	1	7	0	1
		1	1	1	1	0	0	0	3	3	3	3	3	2	3	2	2	2	1
	0	0	0	0	3	3	3	2	2	2	2	2	1	1	1	1	0	0	
7	7	7	2	2	2	2	4	4	4	0	0	0	0	0	0	0	7	7	7
*	*	*	*	*	*	*	*	*	*	*	*	*	*	*	*	*	*	*	*

(page fault)

total page fault - 15 ]

Q-3

Reference String: 1, 2, 3, 4, 1, 2, 5, 1, 2, 3, 4, 5.

(1) Using 3 frames.

1	2	3	4	1	2	5	1	2	3	4	5
		3	3	3	2	2	2	2	2	4	4
.	2	2	2	1	1	1	1	1	3	3	3
1	1	1	4	4	4	5	5	5	5	5	5
*	*	*	*	*	*	*	*	*	*	*	*

total page fault - 9 ]

(2) Using 4 frames.

1	2	3	4	1	2	5	1	2	3	4	5
		4	4	4	4	4	4	4	3	3	3
	3	3	3	3	3	3	2	2	2	2	2
2	2	2	2	2	2	1	1	1	1	1	5
1	1	1	1	1	1	5	5	5	5	4	1
*	*	*	*	*	*	*	*	*	*	*	*

total page fault - 10 ]

CONCLUSION -

In Reference string 1, 2, 3, 4, 2, 5, 1, 2, 3, 4, 5.

3 frames  $\rightarrow$  9 page fault.4 frames  $\rightarrow$  10 page fault.

### BELADY'S ANAMOLY:

By increasing the no of frames to the process, we should get less no of page fault, but instead they are increasing. This problem is called as Bob Belady's Anomaly.

### Page Replacement (LRU):

(Least Recently Used)

[Q-1]

[In the event of page fault replace the page which is least recently used]

Reference String :- 7, 0, 1, 2, 0, 3, 0, 4, 2, 3, 0, 3, 2, 1, 2, 0, 1, 7, 0, 1.

(i) Using 3 frames.

①	0	1	②	0	3	0	4	2	3	0	3	2	1	2	0	1	7	0	1
*	*	*	*	1	1	1	X	3	3	3	X	2	2	2	2	2	2	X	7
0	0	0	0	0	0	0	0	X	3	3	3	3	3	3	X	0	0	0	0
7	7	7	2	2	2	2	X	4	4	4	4	9	0	0	0	1	1	1	1

[page fault  $\rightarrow$  12.]

### Page Replacement (Optimal PR):

[Q-1] [in the event of page fault replace the page which is not used for longest duration of time in future].

Reference String :- 7, 0, 1, 2, 0, 3, 0, 4, 2, 3, 0, 3, 2, 1, 2, 0, 1, 7, 0, 1.

(i) Using 4 frames.

7	0	1	2	0	③	①	4	2	3	0	3	2	①	2	0	1	7	0	1
*	*	*	2	2	2	2	2	2	2	2	2	2	2	2	2	X	2	2	
1	1	1	1	X	1	4	4	4	4	4	4	4	4	4	4	4	7	7	7
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Total Page fault  $\rightarrow$  88

FCFS

- Page Replacement

- Most Recently Used (MRU):

In the event of page fault, replace the page which is most recently used.

**B-1**

Reference string: 7, 0, 1, 2, 0, 3, 0, 4, 2, 3, 0, 3, 2, 1, 2, 0, 1,  
7, 0, 1,

(i) Using 4 frames.

7	0	1	2	①	3	0	4	2	3	0	2	2	1	2	0	1	7	0	1
*	*	*	*	2	2	2	2	2	②	③	①	③	①	2	2	②	0	0	0
1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1
0	0	0	①	③	①	9	4	4	4	4	4	4	4	4	4	4	4	4	4
7	7	7	7	7	7	7	7	7	7	7	7	7	7	7	7	7	7	7	7
*	*	*	*	*	*	*	*	*	*	*	*	*	*	*	*	*	*	*	*

Total page fault  $\rightarrow 11$

- **B-practice** (recall)

The Address Sequence generated by tracing a particular program executing in a pure Demand paging System with 100 records per page with 1 free memory frame is recorded as follows.


0100, 0200, 0400, 0499, 0510, 0530, 0560, 0120, 0220,  
0240, 0260, 0320, 0370.

What is the number of page fault?

- (a) 7 (b) 8 (c) 9 (d) 10.

Records	page no	here frame $\rightarrow 1$
$\rightarrow$ 0 - 99	0	reference string -
100 - 199	1	1, 2, 4, 4, 5, 5, 5, 1, 2, 2, 2, 3, 3
200 - 299	2	1 2 4 4 5 5 5 1 2 2 2 3 3
300 - 399	3	X X 4 4 5 5 5 1 2 2 2 3 3
400 - 499	4	* * * * *
500 - 599	5	Total page fault $\rightarrow 7$

## Thrashing Introduction:



→ In the initial degree of multiprogramming the CPU utilization is very high and the system resources are utilized 100%.

→ If you further increase the degree of multiprogramming after some extent of point i.e. the CPU utilization will drastically fall down and time taken to complete every request will increase and system will spend more time only in page replacement. This is called Thrashing.

Example - If free frames = 300.

Phase ① - # of process = 100

(3)

Phase ② - # of process = 300

(1)

## Thrashing Causes And Recovery -

### ④ Causes :-

① High degree of multiprogramming.

② Lack of frames.

### ④ Recovery from Thrashing :-

① Don't allow the system to go into thrashing. Invist the long term scheduler, not to bring process beyond the point of  $\lambda$ .

② Allow the system to go into thrashing, then insert the mid term scheduler to suspend the processes so that system may recover from thrashing.

- Thrashing practice [question - 1]

Consider a system with below statistics observation.

1) CPU utilization  $\rightarrow$  10 %.

2) paging on disk  $\rightarrow$  90 %.  $\rightarrow$  (page replacement).

Then which one of following will increase the CPU utilization-

1) Install the faster CPU  $\rightarrow$  NO

2) Install the faster disk  $\rightarrow$  NO

3) Increase degree of multiprogramming  $\rightarrow$  NO

4) Decrease the degree of multiprogramming  $\rightarrow$  YES.

5) Install more main memory  $\rightarrow$  YES

6) Decrease the page size  $\rightarrow$  NO

7) Increase the page size  $\rightarrow$  YES.