21st Day

SV DataTypes

```
module sv_data_types();
 reg a;
 wire b;
 logic c;
 bit d;
 int e;
 integer f;
 byte g;
 initial
  begin
   $display("a=%b, default size of reg is %0d",a,$bits(a));
   $display("b=%b, default size of wire is %0d",b,$bits(b));
   $display("c=%b, default size of logic is %0d",c,$bits(c));
   $display("d=%b, default size of bit is %0d",d,$bits(d));
   $display("e=%b, default size of int is %0d",e,$bits(e));
   $display("f=%b, default size of integer %0d",f,$bits(f));
   $display("g=%b, default size of byte is %0d",g,$bits(g));
  end
endmodule
```

SIMULATION