# Lecture 3: Interrupt and Exception

- Introduction
  - Interrupt controller, PIC and APIC
- ARM Exception handling
  - Entering an exception
  - Leaving an exception
  - Exception Handler
  - Exception flow summary

### Introduction

### Exceptions

- An event alters the normal sequence of execution and force the processor to execute special instructions in a privileged state.
- Two kinds of exceptions:
  - Synchronous (exceptions): Ex. Page fault, divided by zero.
  - Asynchronous (interrupts): Ex. Push the reset button.
- An interrupt or an exception handler is not a process
  - It is a kernel control path.

### Introduction

#### Interrupts (Asynchronous)

- Triggered by electrical signals generated by hardware circuits.
  - Maskable interrupts: masked or unmaskes states
    - All IRQs issued by I/O devices are maskable.
  - Nonmaskable interrupts (NMI):
    - For critical events.

### Exceptions (Synchronous)

- Processor-detected exceptions: detects an anomalous condition.
  - <u>Faults</u>: the program is allowed to restart with no loss of continuity after corrected, ex. Page Fault.
  - <u>Traps</u>: triggered when no need to re-execute the instruction that terminated, main use for debugging.
  - Aborts: For a serious error, the affected process is terminated.
- Programmed exceptions: occur at the request of the programmer.
  - int, int3, into, and bound instructions.
  - For system call and notifying a debugger.

### **Introduction-** Interrupt Controller

- Hardware device controller has an output line designated as an IRQ (Interrupt ReQuest).
- The IRQ lines are connected to the input pins of a hardware circuit called the Interrupt Controller.
- An Interrupt Controller performs the following actions:
  - 1. Monitors the IRQ lines, checking for raised signals.
  - 2. If a raised signal occurs on an IRQ line:
    - Converts the raised signal received into a corresponding vector.
    - Stores the vector in its I/O port.
    - Sends a raised signal to the processor INTR pin.
    - Wait until CPU acknowledges the interrupt signal, then clears INTR line.
  - 3. Goes back to step1.
- Interrupts to the Interrupt Controller are identified by a vector.
  - Non-maskable interrupts: the vectors are fixed.
  - Maskable interrupts: can be altered by programming Interrupt Controller.


### Introduction- PIC


### PIC (Programmable Interrupt Controller)

- Designed for uni-processor
- Interrupt priority, vectors are programmable

### Cascading two PICs

Extending the number of IRQs from 8 to 15.






### Introduction- APIC

#### Advanced Programmable Interrupt Controller (APIC)

- Designed for a multi-processor system
  - Each CPU include a local-APIC
  - All the *local APICs* are connected to an external *I/O APIC*, giving raise to a *multi-APIC* system.



#### External Interrupt flow

- Hardware device raises an IRQ signal to I/O APIC
- The I/O APIC delivers the signal to the selected local APIC
- The local APIC issues an interrupt to its CPU.

#### Interprocessor Interrupt flow

- CPU<sub>0</sub> stores interrupt vector and the identifier of local APIC<sub>1</sub> in the *Interrupt Command Register (ICR)* of its local APIC<sub>0</sub>.
- Local APIC<sub>0</sub> then send a message via ICC bus to local APIC<sub>1</sub>.
- The local APIC<sub>1</sub> in turn issues an interrupt to CPU<sub>1</sub>.

I/O APIC

External IRQs

### Introduction- APIC

### External interrupt distribution in multi-APIC system

- Static distribution
  - According to Redirection Table (which is programmable)

#### Dynamic distribution

- According to "lowest priority" scheme Sent to the local APIC of the processor that is executing process with the lowest priority.
- Each local APIC has a programmable Task Priority Register (TPR), updated by OS to compute the priority of currently running process.

#### In Linux

- The booting CPU calls <u>setup\_IO\_APIC\_irqs()</u> to initialize I/O APIC and set Redirection Table entries to allow all IRQs to be routed to each CPU based on "lowest priority" scheme.
- All CPUs then call setup\_local\_APIC() to initialize their own local APIC, and give a fixed value to TPR.
- Linux kernel never modifies this value after initialization, resulting in a round-robin distribution of external IRQs among all the CPUs.

# Lecture 3: Interrupt and Exception

- Introduction
  - Interrupt controller, PIC and APIC
- ARM Exception handling
  - Entering an exception
  - Leaving an exception
  - Exception Handler
  - Exception flow summary

# **Entering an Exception (1/5)**

Exception Type	Mode	Address	3	
Reset	Supervisor	0x0000000	00	
Indefined Instructions	Undefined	0x0000000	04	SWI handler
oftware Interrupts (SWI)	Supervisor	0x0000000	08	
refetch Abort	Abort	0x0000000	С	IRQ handler
ata Abort	Abort	0x0000001	10	••••
RQ (Normal Interrupt)	IRQ	0x0000001	18	FIQ
IQ (Fast interrupt)	FIQ	0x0000001		IRQ
- 1 /			<b>⊣</b> (1) /	Reser∨ed
<b>Priority</b>				Data Abort
<ol> <li>Reset (highest)</li> <li>Data abort</li> <li>FIQ</li> <li>IRQ</li> <li>Prefect abort</li> </ol>				Prefetch Abort
		,	Exception	Software Interrupt
			Vector Table	Undefined Instr
				Reset
6. SWI, undefined instr				Target Memory

# **Entering an Exception (2/5)**

#### How the processor responses to an Exception?

- Save the address of the next instruction in the appropriate Link Register
- Save the CPSR into the appropriate SPSR
- Force the CPSR mode bits to a value which depends on the exception
- Force to run in ARM state
- Disable IRQ and FIQ (if necessary) interrupt
- Force PC to begin executing at the relevant exception vector address

# Entering an Exception (3/5)

```
R14 \text{ svc} = unexpected
Reset
                       SPSR svc = unexpected
                       CPSR[4:0] = 0b10011 // Supervisor Mode
                       CPSR[5] = 0
                                           // ARM state
                       CPSR[6] = 1
                                       // Disable FIQ
                       CPSR[7] = 1
                                         // Disable IRQ
                       PC = 0x00000000
                       R14 \text{ und } = PC + 4
Undefined Instructions
                       SPSR und = CPSR
                       CPSR[4:0] = 0b11011 // Undefined Mode
                       CPSR[5]
                                 = 0
                                       // ARM state
                       CPSR[6] unchanged // FIQ flag
                       CPSR[7] = 1 // Disable IRQ
                       PC = 0x0000004
                       R14 \text{ svc} = PC + 4
Software Interrupt
                       SPSR svc = CPSR
                       CPSR[4:0] = 0b10011 //Supervisor Mode
                       CPSR[5] = 0
                                          // ARM state
                       CPSR[6] unchanged
                                          // FIQ flag
                       CPSR[7] = 1
                                          // Disable IRQ
                       PC = 0x00000008
```

# **Entering an Exception (4/5)**

Prefetch Abort	R14_abt = PC + 4 SPSR_abt = CPSR CPSR[4:0] = 0b10111 //Abort Mode CPSR[5] = 0 // ARM state CPSR[6] unchanged // FIQ flag CPSR[7] = 1 // Disable IRQ PC = 0x000000C
Data Abort	R14_abt = PC + 8 SPSR_abt = CPSR CPSR[4:0] = 0b10111 //Abort Mode CPSR[5] = 0
Interrupt Request	R14_abt = PC+4 SPSR_abt = CPSR CPSR[4:0] = 0b10010 // IRQ Mode CPSR[5] = 0 // ARM state CPSR[6] unchanged // FIQ flag CPSR[7] = 1 // Disable IRQ PC = 0x0000018

# Entering an Exception (5/5)

# Leaving an Exception (1/2)

- The "return address" depends on the exception types.
  - RESET
    - No need to return. The handler should re-execute your bootup code.
  - SWI and UDef
    - generated by the instruction itself, so return to the next instr.
    - *Processor*: Ir\_mode = pc + 4 □ *Handler*: MOV<u>S</u> pc, Ir\_mode
  - FIQ and IRQ
    - generated by unexpected interrupt, so return to the interrupted instr.
    - *Processor*: Ir\_mode = pc + 4  $\implies$  *Handler*: SUB<u>S</u> pc, Ir\_mode, #4
  - PAbort
    - It may occur due to memory *fault* in MMU system, so return to retry the *interrupted* instr. again.
    - **Processor**: Ir\_abt = PC + 4  $\square$  **Handler**: SUB**S** pc, Ir\_abt, #4
  - DAbort
    - Same as PAbort to return to interrupted instr.

# Leaving an Exception (2/2)

### **Summary**

	Return Instruction	Previou	Notes	
		ARM R14_x	THUMB R14_x	
BL	MOV PC, R14	PC + 4	PC + 2	1
SWI	MOVS PC, R14_svc	PC + 4	PC + 2	1
UDEF	MOVS PC, R14_und	PC + 4	PC + 2	1
FIQ	SUBS PC, R14_fiq, #4	PC + 4	PC + 4	2
IRQ	SUBS PC, R14_irq, #4	PC + 4	PC + 4	2
PABT	SUBS PC, R14_abt, #4	PC + 4	PC + 4	2
DABT	SUBS PC, R14_abt, #8	PC + 8	PC + 8	2
RESET	NA	_	_	3

#### **Notes**

- 1. Return to the address *next to* the instruction that caused the exception.
- 2. Return to the address of the instruction that caused the exception.
- 3. No need to return from exception handler. System will restart.

### **Exception Handler**

#### IRQ Handler as an Example

```
| IRQ_Handler: | ; top-level handler | ; Handler entry: to store Regs. | Second-level handler | ; Second-level handler | ; Second-level handler | ; Handler exit: to calculator return addr. | LDMFD | sp!, {r0-r12,pc}^ ; to restore Reg and return | ; top-level handler | ; Handler exit: to calculator return addr. | ; to restore Reg and return | ; top-level handler | ; Handler exit: to calculator return addr. | ; to restore Reg and return | ; top-level handler | ; Handler entry: to store Regs. | ; Second-level handler | ; to restore Regs. | ; to restore Regard return | ; top-level handler | ; top-level handler | ; to restore Regs. | ; to restore Regard return | ; top-level handler | ; top-level hand
```

#### How to handle FIQ more faster?

- Only need to save r0-r7 because FIQ mode has banked r8-r12.
- FIQ is the last entry in vector table, so can do it right inside top-handler
  - No need the time to branch to 2<sup>nd</sup>-level handler
- Lock FIQ handler and the vector table into cache for speedup.

```
FIQ_Handler: ; top-level handler

SUB Ir, Ir, #4 ; Handler entry: to calculator return addr.

STMFD sp!, {r0-r7,Ir} ; Handler entry: to store Regs.

; Handle FIQ event right here ...

LDMFD sp!, {r0-r7,pc}^ ; Handler exit: to restore Reg and return.
```

### **Exception Flow Summary**

- Entering an Exception (by Processor/Hardware)
  - Update banked Link Register (r14) (to return to original program flow)
  - Update banked SPSR (to preserve CPSR state before exception)
  - Change to correct Processor mode (according to exception type)
  - Force to run in ARM state (all the exception must run in ARM state)
  - Disable interrupt (IRQ and FIQ (if necessary)) (to prevent re-entrance)
  - Force PC to have correct vector address (prepare for jump)
  - Jump to corresponding Exception Handler registered by software
- Inside Exception Handler (by software)
  - Save registers in the stack (according to banked sp\_)
  - Call to the 2<sup>nd</sup>-level routine to do the handling (FIQ can do it here, why?)
  - Leaving the Exception
    - Restore registers from the stack (according to backed sp\_)
    - Restore CPSR (to previous Processor Mode, State, FIQ/IRQ status)
    - Give return address to PC (to return to previous program flow.)

## **Exception Flow Summary**

#### **Exception**



Exception Entry (by h/w)

Update link register (r14) Save CPSR to SPSR Change Processor mode Change to ARM state Disable interrupt **Update PC** 

#### Exception handler (by s/w)

Save Regs (r1~r12) in stacks (if necessary)



Invoke 2<sup>nd</sup>-level handler routine



#### Exception Exit

- Restore Regs from stacks (if necessary)
- Restore CPSR
- Assign return addr to PC

### Reference

- "Understanding the Linux Kernel (3<sup>rd</sup> Edition)," Daniel P.Bovert & Macro Cesati, O'Reilly, ISBN0-596-00565
- ARM7TDMI Technical Reference Manual
  - http://www.eecs.umich.edu/~tnm/power/ARM7TDMIvE.pdf