# Introduction

## 1.1 Problem Definition

In modern automotive systems, reliable communication between Electronic Control Units (ECUs) is crucial for safety and performance. UART-based communication, despite its built-in parity check, is susceptible to data corruption due to noise and interference in harsh automotive environments. To enhance data integrity, a Cyclic Redundancy Check (CRC) is appended to each transmitted message to detect errors.

## 1.2 Objectives

The objective of this report is to design and implement a CRC-based error detection mechanism for an 8-byte data message transmitted over a UART link. The chosen CRC algorithm must provide strong error detection while being computationally efficient for embedded automotive applications.

# CRC Algorithm Selection and Justification

## 2.1 CRC Algorithm Research & Considerations

* **Error Detection Capability:** CRC algorithms differ in their error detection ability, with longer polynomials providing better detection. CRC-8, CRC-16, and CRC-32 are commonly used. In automotive applications, CRC-8 SAE J1850 is often preferred due to its effectiveness in detecting single-bit and burst errors in short messages.
* **Computational Cost:** Since automotive ECUs have real-time constraints, CRC-8 SAE J1850 is advantageous due to its minimal computational overhead compared to CRC-16 or CRC-32. It is well-suited for embedded environments with limited processing power.
* **Implementation Complexity:** CRC-8 SAE J1850 is simpler to implement, requiring minimal memory and processing time. It can be computed using either a lookup table (LUT) for speed or a bitwise approach for minimal memory usage.

## 2.2 Decision and Justification

## **CRC-8 SAE J1850** using Linear Shift Feedback Register (LSFR) was selected due to its balanced trade-off between error detection and computational efficiency. It is widely used in automotive systems and provides robust error detection for short message lengths. While CRC-16 would offer stronger detection, it would introduce unnecessary computational overhead, which is not required in this context.

## 2.3 Limitations of CRC-08 SAE J1850 Approach

The CRC-8 SAE J1850 algorithm only validates the received message by checking the payload and CRC checksum. While this reduces memory usage in embedded systems, it may limit error detection when both the payload and CRC are corrupted. For stronger error detection, more advanced methods could be considered, but they would increase computational and memory requirements, which may not be suitable for resource-constrained systems.

# Implementation

## 3.1 Code overview

Python was chosen for the CRC-8 algorithm implementation due to its rapid prototyping capabilities and ease of development. It enables faster testing, debugging, and error modeling before transitioning to an embedded environment. Once verified, the algorithm can be ported to a low-level language like C for real-time execution, ensuring a faster development cycle while maintaining strong error detection. For more details regarding the source code implementation, please refer to the README file [Readme.pdf].

## Testing Approach

The test suite is structured to test the CRC-8 implementation with various error conditions, such as: Normal operation with valid data, Single-byte corruption, Multiple-byte corruption, Boundary cases like all-zero or all-0xFF data, short and long messages to test edge cases of message length.

# Optional Analysis

* **Error Detection Performance**: CRC-8 SAE J1850 is effective in detecting errors, particularly single-bit and multiple-bit corruptions. It also performs well with burst errors, though there is a theoretical limit to the size of errors CRC-8 can reliably detect
* **Computational Overhead**: The CRC-8 calculation's execution time was measured in the error modeling test suite, demonstrating its efficiency. The performance is ideal for embedded automotive systems, where low computational overhead is critical.
* **Scalability**: While the current CRC-8 solution is optimized for small payloads, it can be scaled to larger payloads by adjusting the frame format. However, this would require careful consideration of memory usage and computation time in resource-constrained environments.

# Conclusion

The CRC-8 implementation using the SAE J1850 polynomial provides a reliable and efficient error detection method for automotive UART communication. Testing shows strong performance in detecting errors, ensuring data integrity in automotive ECUs. The CRC calculation incurs minimal computational overhead, making it well-suited for real-time applications. This solution supports robust communication, crucial for safety-critical systems, meeting both functional and performance requirements.

# Future Work

Future work could explore: Expanding the CRC algorithm to support higher error detection capabilities (e.g., using CRC-16 or CRC-32) and implementing the solution in hardware for even lower latency in embedded automotive systems.

# References

1. Wikipedia contributors. (2025). Cyclic redundancy check. Wikipedia.
2. Koopman, P., & Chakravarty, T. (2003). *Cyclic Redundancy Code (CRC) Polynomial Selection For Embedded Networks*. Carnegie Mellon University.