



Design Slave with Avalon Interface


Kiet Tran

07/2023

System Diagram





Compute top signal




Signal	Width	Direction	Description
clk	1	Input	Synchronous clock signal
Rst	1	Input	Asynchronous reset signal
cs	1	Input	Chip select signal
wr	1	Input	Write active signal
rd	1	Input	Read active signal
addr	2	Input	Address
wr_data	32	Input	Data for write operation
rd_data	32	Output	Data for read operation
wait_req	1	Output	Wait request indicate hold bus
read_data_vld	1	Output	Read data valid indicate data is valid

Compute example transfer



Specification



Offset	Register	Access	Description
0	Data write	W	a[15:0] b[31:16]
1	Data read	R	s[31:0]


- ❖ Mult_Wrapper: Multiplier 16 bit and takes 4 cycles to generate results *s*.
- ❖ **done** -> Compute complete, **busy** -> computing
- ❖ When write data into “Data write” register will trigger Mult Wrapper to start computing.
- ❖ When Mult_Wrapper is operating, **wait_req** is assert.
- ❖ When compute complete, **read_data_vld** is assert and clear when read done form master.

Lab: Source and Create Quartus project

- Download Source code of Compute_Slave:
<https://1drv.ms/f/s!Am4cUdrkdaQhgaADrb6vQXvLo5L47Q?e=AbbiQs>
- Create project in Quartus with device Cyclone V with device is:
5CSXFC6D6F31C6


Lab: Create new component in Flatform Designer

- Open Flatform Designer, add new component



Lab: Create new component in Flatform Designer

- Add name: Computer_Slave




Lab: Create new component in Flatform Designer

- Add all file:


Files for synthesis

Files for simulation



Lab: Create new component in Flatform Designer

- Config signals and interfaces



Component Editor - Compute_Slave_hw.tcl*

File Templates Beta View


Component Type Block Symbol Files Parameters **Signals** Signals & Interfaces

► About Signals

Name	Interface	Signal Type	Width	Direction
clk	clock	clk	1	input
cs	avalon_slave_0	chipselct	1	input
wr	avalon_slave_0	write	1	input
rd	avalon_slave_0	read	1	input
addr	avalon_slave_0	address	2	input
wr_data	avalon_slave_0	writedata	32	input
rd_data	avalon_slave_0	readdata	32	output
rd_data_vld	avalon_slave_0	readdatavalid	1	output
wait_req	avalon_slave_0	waitrequest	1	output
rst	reset_sink	reset	1	input


Lab: Create new component in Flatform Designer

- Config clock, number of pipeline transfer




Lab: Create new component in Flatform Designer

- Config clock, number of pipeline transfer.
- No error -> Finish




Lab: System

- Make a full system -> Generate




Use	Connections	Name	Description	Export	Clock	Base	End	IRQ	Tags	Opcode Name
<input checked="" type="checkbox"/>		clk_0	Clock Source							
		clk_in	Clock Input	clk	exported					
		clk_in_reset	Reset Input	reset						
		clk	Clock Output	Double-click to export	clk_0					
		clk_reset	Reset Output	Double-click to export						
<input checked="" type="checkbox"/>		nios2_gen2_0	Nios II Processor							
		clk	Clock Input	Double-click to export	clk_0					
		reset	Reset Input	Double-click to export	[clk]					
		data_master	Avalon Memory Mapped Master	Double-click to export	[clk]					
		instruction_master	Avalon Memory Mapped Master	Double-click to export	[clk]					
		irq	Interrupt Receiver	Double-click to export	[clk]			IRQ 0		
		debug_reset_request	Reset Output	Double-click to export	[clk]					
		debug_mem_slave	Avalon Memory Mapped Slave	Double-click to export	[clk]	0x0004_0800	0x0004_0fff			
		custom_instruction_m...	Custom Instruction Master	Double-click to export						
<input checked="" type="checkbox"/>		Compute_Slave_0	Compute_Slave							
		clock	Clock Input	Double-click to export	clk_0					
		avalon_slave_0	Avalon Memory Mapped Slave	Double-click to export	[clock]	0x0004_1000	0x0004_100f			
		reset_sink	Reset Input	Double-click to export	[clock]					
<input checked="" type="checkbox"/>		onchip_memory2_0	On-Chip Memory (RAM or ROM) Intel ...							
		clk1	Clock Input	Double-click to export	clk_0					
		s1	Avalon Memory Mapped Slave	Double-click to export	[clk1]	0x0002_0000	0x0003_ffff			
		reset1	Reset Input	Double-click to export	[clk1]					
<input checked="" type="checkbox"/>		jtag_uart_0	JTAG UART Intel FPGA IP							
		clk	Clock Input	Double-click to export	clk_0					
		reset	Reset Input	Double-click to export	[clk]					
		avalon_jtag_slave	Avalon Memory Mapped Slave	Double-click to export	[clk]	0x0004_1018	0x0004_101f			
		irq	Interrupt Sender	Double-click to export	[clk]					

Lab: Generate testbench




Chose for generate testbench system




Lab: Integrate

- Add sub-system top file.
- Top file
- Pre-compile




Lab: Create software




Lab: Create software

- Add project with hardware information
- Example project



Lab: Create software




The screenshot displays the Nios II Eclipse IDE interface. The top menu bar includes File, Edit, Source, Refactor, Navigate, Search, Project, Run, Nios II, Window, and Help. Below the menu is a toolbar with various icons for file operations and development. The Project Explorer on the left shows a project named 'SW' with a tree structure including Binaries, Includes, obj, system, hello_world_small.c, SW.elf - [alteranios2/le], create-this-app, Makefile, readme.txt, SW.map, SW.objdump, and SW_bsp [system]. The main editor window shows the source code for 'hello_world_small.c'. The code is a C program that prints 'Hello from Nios II!\n' and enters an infinite loop. The code is as follows:


```
2+ * "Small Hello World" example.
80
81 #include "sys/alt_stdio.h"
82 #include "system.h"
83
84 int main()
85 {
86
87     volatile int* c_ptr = (int*)COMPUTE_SLAVE_0_BASE;
88     int c;
89     *(c_ptr) = 0x1245678;
90     c = *(c_ptr + 1);
91     *(c_ptr) = 0x1241234;
92     c = *(c_ptr + 1);
93     *(c_ptr) = 0x4567678;
94     c = *(c_ptr + 1);
95     alt_putstr("Hello from Nios II!\n");
96
97     /* Event loop never exits. */
98     while (1);
99
100     return 0;
101 }
102
```

Lab: Edit BSP

Open BSP editor to configure the reduce sim




Lab: Configure the BSP



Lab: Simulation system

Run as Nios II Modelsim



Lab: Simulation

ModelSim - INTEL FPGA STARTER EDITION 10.5b

File Edit View Compile Simulate Add Structure Tools Layout Bookmarks Window Help

ColumnLayout AllColumns

sim - Default

Instance	Design unit	Design unit type	Top Category	Visibility	Total coverage
system_tb	system_tb	Module	DU Instance	+acc=...	
system_inst	system	Module	DU Instance	+acc=...	
compute_slave_0	Compute_Slave	Module	DU Instance	+acc=...	
jtag_uart_0	system_jtag_uart_0	Module	DU Instance	+acc=...	
nios2_gen2_0	system_nios2_gen2_0	Module	DU Instance	+acc=...	
onchip_memory2_0	system_onchip_memory2_0	Module	DU Instance	+acc=...	
mm_interconnect_0	system_mm_interconnect_0	Module	DU Instance	+acc=...	
irq_mapper	system_irq_mapper	Module	DU Instance	+acc=...	
rst_controller	altera_reset_controller	Module	DU Instance	+acc=...	
system_inst_clk_bfm	altera_avalon_clock_source	Module	DU Instance	+acc=...	
system_inst_reset_bfm	altera_avalon_reset_source	Module	DU Instance	+acc=...	
std	std	VPackage	Package	+acc=...	
verbosity_pkg	verbosity_pkg	VPackage	Package	+acc=...	
#vsim_capacity#		Capacity	Statistics	+acc=...	

Objects

Name	Value
clk	Not Logged
rst	Not Logged
cs	Not Logged
wr	Not Logged
rd	Not Logged
addr	Not Logged
wr_data	Not Logged
rd_data	Not Logged
rd_data_vld	Not Logged
wait_req	Not Logged
wr_acc_dl	Not Logged
wr_acc	Not Logged
rd_acc_dl	Not Logged
rd_acc	Not Logged
start	Not Logged
rd_trigger	Not Logged
done	Not Logged
busy	Not Logged
a	Not Logged
b	Not Logged
s	Not Logged


11881 ps

Select and add waive (Ctrl + W)

Search results:


Find:

Lab: Simulation




Run 10 ms and check the result

Lab: Sim results




Result 1

Lab: Sim results



Result 2

Lab: Sim results




Result 3

SignalTab

Lab: Signal Tap

- Open signaltab



Lab: Signal Tap

- Add signals


- Add clock

The screenshot displays the Signal Tap Logic Analyzer interface with several windows open:

- Node Finder:** Shows the hierarchy of the design. The "SoC_Slave" node is selected, and its sub-nodes "CLOCK_50", "KEY", and "system:u_sys" are listed. The "CLOCK_50" node is highlighted, and an arrow points to it from the "Add clock" bullet point.
- Nodes Found:** Lists the nodes found in the design. "CLOCK_50" is listed, and an arrow points to it from the "Add clock" bullet point.
- Instance Manager:** Shows the configuration of the Signal Tap Logic Analyzer. The "auto_singaltap_0" instance is listed, and an arrow points to it from the "Add clock" bullet point.
- Signal Configuration:** Shows the configuration for the "CLOCK_50" signal. The "Clock" is set to "CLOCK_50", and the "Sample depth" is set to "1 K". An arrow points to the "Clock" field from the "Add clock" bullet point.

Type	Alias	Name	Data Enable	Trigger Enable	Trigger Condition
...s)Compute_Slave:compute_slave_0[cs	106	106	Basic O
...s)Compute_Slave:compute_slave_0[wr	106	106	Basic O
...s)Compute_Slave:compute_slave_0[rd	106	106	Basic O
...s)Compute_Slave:compute_slave_0[addr[1..0]	106	106	Xh (OR)
...s)Compute_Slave:compute_slave_0[rd_data[31..0]	106	106	XXXXXXXXh (OR)
...s)Compute_Slave:compute_slave_0[wr_data[31..0]	106	106	XXXXXXXXh (OR)
...s)Compute_Slave:compute_slave_0[rd_data_vld	106	106	Basic O
...s)Compute_Slave:compute_slave_0[wait_req	106	106	Basic O
...s)Compute_Slave:compute_slave_0[Mult_Wrapper:mw[s[31..0]	106	106	XXXXXXXXh (OR)
...s)Compute_Slave:compute_slave_0[Mult_Wrapper:mw[done	106	106	Basic O
...s)Compute_Slave:compute_slave_0[Mult_Wrapper:mw[busy	106	106	Basic O
...s)Compute_Slave:compute_slave_0[Mult_Wrapper:mw[start	106	106	Basic O

Lab: Compile hardware and program



- Compile


- Config Jtag

- Program


- Hardware config stream file

Lab: Run software


- Run project




Lab: waveform



Lab: waveform



Lab: waveform



Assignment

TODO

- Use the current SoC system and create new software to make the matrix multiplication 4x4.

Assignment

- Assignment: Designing a Slave Device with Avalon Bus Interface

Objective:

The objective of this assignment is to design a slave device that communicates using the Avalon bus interface. The Avalon bus is a widely used industry-standard interface for system-on-chip (SoC) designs, commonly used in Intel FPGA devices. In this assignment, you will design a simple slave component that can communicate with a master device using the Avalon bus protocol.

Assignment

- Requirements:

1. Avalon Bus Specification: Familiarize yourself with the Avalon bus interface. Understand the various signals and protocols used in the Avalon bus specification. You can refer to the official Intel documentation for this purpose.
2. Slave Device Functionalities: The slave device should have the following functionalities:
 - a. Read and Write Operations: The slave device should be able to respond to read and write requests from the master device.
 - b. Address Decoding: The slave device should decode the address provided by the master and respond to the appropriate address space.
 - c. Data Handling: For write operations, the slave should accept data from the master and store it in an internal data memory. For read operations, it should provide the requested data back to the master.
4. Testbench: Develop a testbench to verify the functionality of your slave device. Use simulation tools (e.g., ModelSim) to run the testbench and verify that the slave operates as expected under different read and write scenarios.
5. Run and check with DE10 board and get waveforms from SignalTab.
6. Documentation: Prepare clear and concise documentation that explains your design, the Avalon bus interface configuration, and how to use the slave device in a larger system.

Assignment

- Submission:

Submit the following deliverables:

1. HDL source code for the slave device.
 2. Testbench code and simulation results.
 3. Documentation explaining the design, Avalon bus configuration, and usage of the slave device.
- Feel free to ask if you have any questions or need further clarification on any aspect of the assignment. Good luck with your design!