


# Design Slave with Avalon Interface

## System Diagram







## Compute top signal




| Signal        | Width | Direction | Description                            |  |
|---------------|-------|-----------|--|--|
| clk           | 1     | Input     | Synchronous clock signal               |  |
| Rst           | 1     | Input     | Asynchronous reset signal              |  |
| CS            | 1     | Input     | Chip select signal                     |  |
| wr            | 1     | Input     | Write active signal                    |  |
| rd            | 1     | Input     | Read active signal                     |  |
| addr          | 2     | Input     | Address                                |  |
| wr_data       | 32    | Input     | Data for write operation               |  |
| rd_data       | 32    | Output    | Data for read operation                |  |
| wait_req      | 1     | Output    | Wait request indicate hold bus         |  |
| read_data_vld | 1     | Output    | Read data valid indicate data is valid |  |

## Compute example transfer





## Specification



| Offset | Register   | Access | Descrition          |
|--------|------------|--------|---------------------|
| 0      | Data write | W      | a[15:0]<br>b[31:16] |
| 1      | Data read  | R      | s[31:0]             |


- Mult\_Wrapper: Multiplier 16 bit and takes 4 cycles to generate results s.
- done -> Compute complete, busy -> computing
- When write data into "Data write" register will trigger Mult Wrapper to start computing.
- When Mult\_Wrapper is operating, wait\_req is assert.
- When compute complete, read\_data\_vld is assert and clear when read done form master.

## Lab: Source and Create Quartus project

- Download Source code of Compute\_Slave: <u>https://ldrv.ms/f/s!Am4cUdrkdaQhgaADrb6vQXvLo5L47Q?e=AbbiQs</u>
- Create project in Quartus with device Cyclone V with device is: 5CSXFC6D6F31C6

## Lab: Create new component in Flatform Designer


 Open Flatform Designer, add new component



Lab: Create new component in Flatform

Designer

Add name: Computer\_Slave




## Lab: Create new component in Flatform

Designer

Add all file:


Files for synthesis

Files for simulation



## Lab: Create new component in Flatform Designer


Config signals and interfaces



Lab: Create new component in Flatform

Designer

 Config clock, number of pipeline transfer




Lab: Create new component in Flatform

Designer


 Config clock, number of pipeline transfer.

No error -> Finish




## Lab: System


Make a full system -> Generate



#### Lab: Generate testbench




Chose for generate testbench system



## Lab: Integrate


Quartus Prime Lite Edition - E:/Soc\_Slave/SoC\_Slave - SoC\_Slave Add sub-system top file. File Edit View Project Assignments Processing Tools Window Help SoC Slave Files **→** О Д В × Compilation Report - SoC\_Slave Project Navigator Top file Files module Soc\_slave ( > system/synthesis/system.qip input CLOCK\_50, Mult.qip input [0:0] KEY Mult\_Wrapper.sv Pre-compile □system u\_sys ( | .clk\_clk (CLOCK\_50), | .reset\_reset\_n (KEY[0]) Compute Slave.sv SoC\_Slave.v 10 11 12 stp1.stp endmodule

#### Lab: Create software




#### Lab: Create software

- Add project with hardawares information
- Example project




#### Lab: Create software




#### Lab: Edit BSP

Open BSP editor to configure the reduce sim




## Lab: Configure the BSP




Lab: Simulation systen

Run as Nios II Modelsim




#### Lab: Simulation



#### Lab: Simulation


```
sim sim
          Project
                      Memory List
Transcript
     Time: 0 ps Iteration: 0 Instance: /system tb/system inst/onchip memo
# ** Warning: (vsim-3016) E:/SoC Slave/system/testbench/system tb/simulation
     Time: 0 ps Iteration: 0 Instance: /system tb/system inst/onchip memo
# ** Warning: (vsim-3722) E:/SoC_Slave/system/testbench/system tb/simulation
     Warning: (vsim-3722) E:/SoC Slave/system/testbench/system tb/simulation
     Warning: (vsim-3722) E:/SoC Slave/system/testbench/system tb/simulation
              (vsim-3722) E:/SoC Slave/system/testbench/system tb/simulatio
              (vsim-3722) E:/SoC Slave/system/testbench/system tb/simulatic
              (vsim-3722) E:/SoC Slave/system/testbench/system tb/simulation
              (vsim-3722) E:/SoC Slave/system/testbench/system tb/simulation
              (vsim-3722) E:/SoC Slave/system/testbench/system tb/simulation
              (vsim-3722) E:/SoC Slave/system/testbench/system tb/simulatio
              (vsim-3722) E:/SoC Slave/system/testbench/system tb/simulation
              (vsim-3722) E:/SoC Slave/system/testbench/system tb/simulatio
              (vsim-3722) E:/SoC Slave/system/testbench/system tb/simulation
# ** Warning: (vsim-3722) E:/SoC Slave/system/testbench/system tb/simulation
run 10 libraries
run 10 load sim.tcl
run 10 modelsim.ini
run 10 msim setup.tcl
VSIM 3> run 10 ms
```

#### Lab: Sim results




Result 1

#### Lab: Sim results



Result 2


#### Lab: Sim results




## SignalTab

## Lab: Signal Tap


Open signaltab



## Lab: Signal Tap




## Lab: Compile hardware and program




#### Lab: Run software

Run project




#### Lab: waveform



#### Lab: waveform



#### Lab: waveform



#### TODO

• Use the current SoC system and create new software to make the matrix multiplication 4x4.

• Assignment: Designing a Slave Device with Avalon Bus Interface

#### Objective:

The objective of this assignment is to design a slave device that communicates using the Avalon bus interface. The Avalon bus is a widely used industry-standard interface for system-on-chip (SoC) designs, commonly used in Intel FPGA devices. In this assignment, you will design a simple slave component that can communicate with a master device using the Avalon bus protocol.

- Requirements:
- Avalon Bus Specification: Familiarize yourself with the Avalon bus interface. Understand the various signals
  and protocols used in the Avalon bus specification. You can refer to the official Intel documentation for this
  purpose.
- 2. Slave Device Functionalities: The slave device should have the following functionalities:
- a. Read and Write Operations: The slave device should be able to respond to read and write requests from the master device.
- b. Address Decoding: The slave device should decode the address provided by the master and respond to the appropriate address space.
- c. Data Handling: For write operations, the slave should accept data from the master and store it in an internal data memory. For read operations, it should provide the requested data back to the master.
- 4. Testbench: Develop a testbench to verify the functionality of your slave device. Use simulation tools (e.g., ModelSim) to run the testbench and verify that the slave operates as expected under different read and write scenarios.
- 5. Run and check with DE10 board and get waveforms form SignalTab.
- 6. Documentation: Prepare clear and concise documentation that explains your design, the Avalon bus interface configuration, and how to use the slave device in a larger system.

• Submission:

Submit the following deliverables:

- 1. HDL source code for the slave device.
- 2. Testbench code and simulation results.
- 3. Documentation explaining the design, Avalon bus configuration, and usage of the slave device.
- Feel free to ask if you have any questions or need further clarification on any aspect of the assignment. Good luck with your design!