

Class Test 1

Namsi Uniyal
19EE10039

Namsi

Camlin	Page
Date	1/1

Q1. $NM_L = ?$

Why Fanout depends on NM_L .

Draw TTL tristate circuit & working.

Q2. Prove absorption law using

$$F(X, Y, Z) = X \cdot \bar{Y} + X \cdot Y \cdot Z + X \cdot (Y + X \cdot \bar{Y})$$

Q3. $F(X, Y, Z) = X \cdot \bar{Z} + \bar{Y} \cdot Z$

(i) SOP. minterms

(ii) POS maxterms.

(i) only NAND gate

(ii) NOR gate.


Q4. Transfer characteristic of CMOS of 5V (V_{DD})

$$V_{th} = 1V, V_{th} = ?$$

→ at $V_i = V_{th}$,


what are states of 2 transistor

→ Draw CMOS transistor level diagram for Boolean exp in Q3.



Turnout :
no. of gates that
can be connected to
load end.

$$N = I_C / I_B$$



$$I_c = \frac{V_{cc} - V_{out}}{R_c}$$


$$I_B = \frac{V_{out} - V_{BE(sat)}}{R_B}$$

due to $\downarrow I_C = \frac{V_{CC} - V_{out}}{R_C}$
involvement decreased
of noise margin. $\beta = \frac{V_{out} - V_{BE}}{I_C}$
increased R_B

$$\Downarrow N = 1C \swarrow 1B \Uparrow$$

(ferment) N decreased.
with increased NM_L .

TTL tristate circuit.



if $V_{in} = V_{out} = 0$

Q2. Absorption law.

$$\underline{x + xy = x.}$$

Proof.

$$x + xy = x \cdot 1 + x \cdot y \quad \text{identity} \quad \text{distributive law.}$$

$$= x \cdot 1$$

$$= \textcircled{x}$$

thus proved.

as $x \cdot 1 = x$

Similarly, $x \cdot (x + y) = x.$

can also be proved as

$$x \cdot (x + y)$$

$$= x + xy$$

$$= x \cdot (1 + y)$$

$$= \textcircled{x}$$

as

$$x \cdot x = x.$$

$$F(x, y, z) = ((x \cdot \bar{y} + xy) + x(y + x\bar{y}))'$$

$$= ((x \cdot \bar{y} + xy) + x(y + x\bar{y}))'$$

as

$$y + x\bar{y} = x + y.$$

$$= ((x \cdot \bar{y} + xy) + x)'$$

as

$$x(x + y) = x.$$

absorption.

$$= ((x \cdot (\bar{y} + y)) + x)'$$

$$= ((x \cdot 1) + x)'$$

as

$$x + \bar{x} = 1.$$

$$= (x' + (y' + z)' + x)'$$

$$= (1)' = 0.$$

Q3. $f(x, y, z) = x \cdot \bar{z} + y \cdot z$.

(i) SOP.

$$= x y \bar{z} + x \bar{y} z + x \bar{y} \bar{z} + \bar{x} y z$$

$$= \sum m(6, 5, 1).$$

$x y \bar{z}$	x	y	z	m/M	
0	0	0	0	0	$x+y+z$
0	0	0	1	1	
0	0	1	0	2	
0	0	1	1	3	
1	1	0	0	4	
1	1	0	1	5	
1	1	1	0	6	
1	1	1	1	7	

(ii) POS.


$$= \prod M(0, 2, 3, 4, 7).$$

$$= (x + y + z) \cdot (x + \bar{y} + z) \cdot (x + \bar{y} + \bar{z}) \cdot (\bar{x} + y + z) \cdot (\bar{x} + \bar{y} + \bar{z})$$

NAND gate


SOP

NAND.





POS.

NOR gate



Q4. CMOS transfer characteristics.



$T_1 \rightarrow$ Saturation.

$$V_{GS1} \geq V_{GS1} - V_{th}(n).$$

$$V_i \geq V_{th}(n).$$

$$\therefore V_O \geq V_{in} - 1$$

Similarly.

T_2 will saturate $V_{out} \leq V_{in} + 1$

$T_1 \rightarrow$ ON. $V_i \geq V_{SS} - V_{th}(n)$

$$V_i \geq 4. \quad V_O = 0$$

$T_2 \rightarrow$ ON

$$0 \leq V_i \leq 1. \quad \therefore V_{out} = 5V$$