

# HD61105, HD61105A

## (Dot Matrix Liquid Crystal Graphic Display Common Driver)

### Description

The HD61105, HD61105A is a common signal driver for dot matrix liquid crystal graphic display systems. It provides 80 driver output lines and the impedance is low enough to drive a large screen.

As the HD61105, HD61105A is produced in a CMOS process, it is fit for use in portable battery drive equipments utilizing the liquid crystal display's low power consumption.


### Features

- Dot matrix liquid crystal graphic display common driver with low impedance
- Internal liquid crystal display driver circuit: 80 circuits
- Display duty ratio factor: 1/64—1/200
- Internal 80-bit shift register
- Power supply for logic circuit:  $5 \pm 10\%$
- Power supply for LCD drive circuits:  
—10 to 26 V (HD61105)  
—10 to 28 V (HD61105A)
- CMOS process
- 100-pin plastic QFP (FP-100)


### Ordering Information

Type No.	LCD Driving Level (V)	Package
HD61105	10 to 26	100 pin plastic
HD61105A	10 to 28	QFP (FP-100)
HD61105TF	10 to 28	100 pin plastic T-QFP (TFP-100)

### Pin Arrangement



# Block Diagram



## Absolute maximum ratings

Item	Symbol	Value	Unit	Note
Supply voltage (1)	$V_{CC}$	- 0.3 to + 7.0	V	2
Supply voltage (2)	HD61105 $V_{EE}$	$V_{CC} - 28.0$ to $V_{CC} + 0.3$	V	5
	HD61105A	$V_{CC} - 28.5$ to $V_{CC} + 0.3$		
Terminal voltage (1)	$V_{T1}$	- 0.3 to $V_{CC} + 0.3$	V	2, 3
Terminal voltage (2)	$V_{T2}$	$V_{EE} - 0.3$ to $V_{CC} + 0.3$	V	4, 5
Operating temperature	$T_{opr}$	- 20 to + 75	°C	
Storage temperature	$T_{stg}$	- 55 to + 125	°C	

- Notes: 1. LSIs may be permanently destroyed if used beyond the absolute maximum ratings. In ordinary operation, it is desirable to use them within the limits of electrical characteristics, because using them beyond these conditions may cause malfunction and poor reliability.
2. All voltage values are referred to GND = 0 V.
3. Applies to input terminals except  $V_1$ ,  $V_2$ ,  $V_5$ , and  $V_6$ .
4. Applies to  $V_1$ ,  $V_2$ ,  $V_5$ , and  $V_6$ .
5.  $V_{CC} \geq V_1 \geq V_6 \geq V_5 \geq V_2 \geq V_{EE}$  must be maintained.

# HD61105, HD61105A


## Electrical Characteristics

### DC Characteristics

( $V_{CC} = 5\text{ V} \pm 10\%$ ,  $GND = 0\text{ V}$ ,  $V_{CC} - V_{EE} = 10\text{ to }26\text{ V}$  (HD61105),  $V_{CC} - V_{EE} = 10\text{ to }28\text{ V}$  (HD61105A),  $T_a = -20\text{ to }+75^\circ\text{C}$ )

Test Item	Symbol	Specifications			Unit	Test Condition	Note
		Min	Typ	Max			
Input high voltage	$V_{IH}$	$0.7 \times V_{CC}$	—	$V_{CC}$	V		1
Input low voltage	$V_{IL}$	GND	—	$0.3 \times V_{CC}$	V		1
Output high voltage	$V_{OH}$	$V_{CC} - 0.4$	—	—	V	$I_{OH} = -0.4\text{ mA}$	2
Output low voltage	$V_{OL}$	—	—	0.4	V	$I_{OL} = 0.4\text{ mA}$	2
$V_i$ — $X_j$ on resistance	$R_{ON}$	—	—	2.0	k $\Omega$	$V_{CC} - V_{EE} = 10\text{ V}$ Load current $\pm 150\text{ }\mu\text{A}$	5
Input leakage current	$I_{IL1}$	-1.0	—	1.0	$\mu\text{A}$	$V_{IN} = 0\text{ to }V_{CC}$	3
Input leakage current	$I_{IL2}$	-25	—	25	$\mu\text{A}$	$V_{IN} = V_{EE}\text{ to }V_{CC}$	4
Clock frequency	$f_{CL}$	—	—	100	kHz	Transfer clock CL	
Dissipation current (1)	$I_{GG1}$	—	—	200	$\mu\text{A}$	at 1/200 duty cycle operation	6
Dissipation current (2)	$I_{EE}$	—	—	100	$\mu\text{A}$	at 1/200 duty cycle operation	7



- Notes: 1. Applies to input terminals FCS, SHL, DI, M, and CL.  
 2. Applies to output terminal of D0.  
 3. Applies to the terminals NC, and the input terminals FCS, SHL, DI, M, and CL.  
 4. Applies to  $V_1$ ,  $V_2$ ,  $V_5$ , and  $V_6$ . No wire should be connected to  $X_1$ — $X_{80}$ .  
 5. Resistance value between terminal X (one of  $X_1$  to  $X_{80}$ ) and terminal V (one of  $V_1$ ,  $V_2$ ,  $V_5$ , and  $V_6$ ) when load current is applied to one of terminals  $X_1$  to  $X_{80}$ . This value is specified under the following conditions:



The following is a description of the range of power supply voltage for liquid crystal display drives. Apply positive voltage to  $V_1$  and  $V_6$ , and negative voltage to  $V_2$  and  $V_5$ , within

the  $\Delta V$  range. This range allows stable impedance on driver output ( $R_{ON}$ ). Notice that  $\Delta V$  depends on power supply voltage  $V_{CC} - V_{EE}$ .

**HITACHI**



Correlation between Driver Output Waveform and Power Supply Voltages for Liquid Crystal Display Drive


Correlation between Power Supply Voltage  $V_{CC}-V_{EE}$  and  $\Delta V$

6. The currents flowing through the GND terminal. Specified when display data is transferred under following conditions:
 

CL frequency	$f_{CL} = 14\text{kHz}$ (data transfer rate)
M frequency	$f_M = 35\text{ Hz}$ (frame frequency/2) 1/200
Display duty ratio	
$V_{IH} = V_{CC}$ , $V_{IL} = \text{GND}$	
No load on outputs	
7. The currents flowing through the  $V_{EE}$  terminal in the conditions of note 6. No line should be connected to the V terminal.


# HD61105, HD61105A

## AC Characteristics ( $V_{CC} = 5\text{ V} \pm 10\%$ , $GND = 0\text{ V}$ , $T_a = -20\text{ to }+75^\circ\text{C}$ )



Item	Symbol	Min	Typ	Max	Unit	Note
Clock low level width (FCS = GND)	$t_{WL1}$	5.0			$\mu\text{s}$	
Clock high level width (FCS = GND)	$t_{WH1}$	125			ns	
Clock low level width (FCS = VCC)	$t_{WL2}$	125			ns	
Clock high level width (FCS = VCC)	$t_{WH2}$	5.0			$\mu\text{s}$	
Data setup time	$t_{DS}$	100			ns	
Data hold time	$t_{DH}$	100			ns	
Output delay time	$t_{DD}$			3.0	$\mu\text{s}$	1
Output hold time	$t_{DHW}$	100			ns	
Clock rise time	$t_r$			30	ns	
Clock fall time	$t_f$			30	ns	

Note: 1. The following load circuits are connected for specification:




**HITACHI**

## Terminal Configuration


### Input Terminal

Applicable Terminals: DI, CL, SHL, FCS, M




### Output Terminal

Applicable Terminal: DO




### Output Terminal

Applicable Terminals:  $X_1$ — $X_{80}$



5

## Block Diagram



**HITACHI**

## Block Functions

### Bidirectional Shift Register

This is a 80-bit bidirectional register. The data from the DI terminal is shifted by the shift clock CL. The output terminal DO outputs the last shifted data. In case of serial cascade connection, terminal DO functions as the data input to the next LSI. Terminal SHL selects the data shift direction (table 1), and the terminal FCS selects the shift clock phase (table 2).

### Liquid Crystal Display Driver Circuit

The combination of the data from the shift register with M signal allows one of the four liquid crystal display driver levels V1, V2, V5, and V6 to be transferred to the output terminals (table 3).

**Table 1 SHL Truth Table**

(Positive Logic)

SHL	Data Shift Direction
1	DI → SR1 → SR2 → SR3 ..... SR79 → SR80 → DO
0	DI → SR80 → SR79 → SR78 ..... SR2 → SR1 → DO

**Table 2 FCS Truth Table**

FCS	Shift Clock Phase
0	Shifted at the falling edge of CL
1	Shifted at the rising edge of CL

**Table 3 M Truth Table**

(Positive Logic)


Data from the Shift Register	M	Output level
0	0	V <sub>5</sub>
1	0	V <sub>1</sub>
0	1	V <sub>6</sub>
1	1	V <sub>2</sub>

5



# HD61105, HD61105A


## HD61105 Terminal Functions

Terminal Name	Number of Terminals	I/O	Connected to	Functions									
V <sub>CC</sub>	1		Power supply	V <sub>CC</sub> — GND: Power supply for internal logic									
GND	1			V <sub>CC</sub> — V <sub>EE</sub> : Power supply for LCD drive circuit									
V <sub>1</sub>	4		Liquid crystal drive level power supply	Power supply for liquid crystal drive									
V <sub>2</sub>				V <sub>1</sub> , V <sub>2</sub> : selection level									
V <sub>5</sub>				V <sub>5</sub> , V <sub>6</sub> : non-selection level									
V <sub>6</sub>													
FCS	1	I	V <sub>CC</sub> or GND	Selects shift clock phase. FCS = V <sub>CC</sub> Shift register operates at the rise of CL FCS = GND Shift register operates at the fall of CL									
M	1	I	Controller	Signal to convert LCD driver signal into AC									
CL	1	I	Controller	Shift clock FCS = V <sub>CC</sub> Shift register operates at the rise of CL FCS = GND Shift register operates at the fall of CL									
DI	1	I	Controller or terminal DO of HD61105	Shift register data input In case of cascade connection, the terminal DI is connected to the terminal DO of the preceding LSI.									
DO	1	O	Open or terminal DI of HD61105	Shift register data output In case of cascade connection, the terminal DO is connected to the terminal DI of the next LSI.									
SHL	1	I	V <sub>CC</sub> or GND	Selects shift direction of bidirectional shift register. <table><tr><td>SHL</td><td>Shift Direction</td><td>Common Scanning Direction</td></tr><tr><td>V<sub>CC</sub></td><td>DI → SR1 → SR2 → SR80</td><td>X<sub>1</sub> → X<sub>80</sub></td></tr><tr><td>GND</td><td>DI → SR80 → SR79 → SR1</td><td>X<sub>80</sub> → X<sub>1</sub></td></tr></table>	SHL	Shift Direction	Common Scanning Direction	V <sub>CC</sub>	DI → SR1 → SR2 → SR80	X <sub>1</sub> → X <sub>80</sub>	GND	DI → SR80 → SR79 → SR1	X <sub>80</sub> → X <sub>1</sub>
SHL	Shift Direction	Common Scanning Direction											
V <sub>CC</sub>	DI → SR1 → SR2 → SR80	X <sub>1</sub> → X <sub>80</sub>											
GND	DI → SR80 → SR79 → SR1	X <sub>80</sub> → X <sub>1</sub>											
X <sub>1</sub> —X <sub>80</sub>	80	O	Liquid crystal display	Liquid crystal display driver output Outputs one of the four liquid crystal display driver levels V <sub>1</sub> , V <sub>2</sub> , V <sub>5</sub> , and V <sub>6</sub> with the combination of the data from the shift register and M signal. <div><div>M</div><div>Data</div><div>Output level</div><div></div></div> <div>Data 1: Selection level Data 0: Non-selection level When SHL is V<sub>CC</sub>, X<sub>1</sub> corresponds to COM1 and X<sub>80</sub> corresponds to COM80. When SHL is GND, X<sub>80</sub> corresponds to COM1 and X<sub>1</sub> corresponds to COM80.</div>									
NC	7		Open	Unused. No line should be connected.									


HITACHI

## Outline of HD61105 System Configuration

When display duty ratio of LCD is 1/80




When display duty ratio of LCD is 1/100




## HD61105, HD61105A

When display duty ratio of LCD is 1/160




When display duty ratio of LCD is 1/160



**HITACHI**


When display duty ratio of LCD is 1/200



# HD61105, HD61105A

## Example of Connection

1/200 duty ratio



Note: 1. The values of R1 and R2 vary with the LCD panel used.  
When bias factor is 1/15, the values of R1 and R2 should satisfy  $\frac{R1}{4R1+R2} = \frac{1}{15}$   
For example, R1 = 3 K $\Omega$ , R2 = 33 K $\Omega$

**Figure 1 Example of Connection (SHL = Vcc, FCS = GND)**

**HITACHI**





Figure 2 Waveform Example


HITACHI

# HD61105, HD61105A




**Figure 3 Example of Connection 1 (SHL = V<sub>CC</sub>, FCS = GND)**

**HITACHI**





# HD61105, HD61105A



**Figure 5 Example of Connection 2 (SHL = GND, FCS = V<sub>CC</sub>)**

**HITACHI**




Figure 6 Waveform Example

HITACHI