

PSEUDO INSTRUCTIONS

MNEMONIC	NAME	DESCRIPTION	USES
breq	Branch = zero	$if(R[rs1] == 0) PC = PC + \{imm, lb0\}$	breq
bneq	Branch ≠ zero	$if(R[rs1] != 0) PC = PC + \{imm, lb0\}$	bneq
fabsw, fabs, d	Absolute Value	$F[rd] = (F[rs1] < 0) ? -F[rs1] : F[rs1]$	fabsw, fabs, d
fmv, s, fmv, d	FP Move	$F[rd] = F[rs1]$	fmv, s, fmv, d
fneg, s, fneg, d	FP negate	$F[rd] = -F[rs1]$	fneg, s, fneg, d
j	Jump	$PC = \{imm, lb0\}$	j
jr	Jump register	$PC = R[rs1]$	jr
la	Load address	$R[rd] = \text{address}$	la
li	Load imm	$R[rd] = \text{imm}$	li
mv	Move	$R[rd] = R[rs1]$	mv
neg	Negate	$R[rd] = -R[rs1]$	neg
nop	No operation	$R[0] = R[0]$	nop
not	Not	$R[rd] = \sim R[rs1]$	not
ret	Return	$PC = R[1]$	ret
sebz	Set = zero	$R[rd] = (R[rs1] == 0) ? 1 : 0$	sebz
snez	Set ≠ zero	$R[rd] = (R[rs1] != 0) ? 1 : 0$	snez

OPCODES IN NUMERICAL ORDER BY OPCODE

MNEMONIC	FMT	OPCODE	FUNCT3	FUNCT7 OR IMM	HEXADECIMAL
lb	I	0000011	000		03/0
lh	I	0000011	001		03/1
lw	I	0000011	010		03/2
ld	I	0000011	011		03/3
lbu	I	0000011	100		03/4
lhu	I	0000011	101		03/5
lwu	I	0000011	110		03/6
fence	I	0001111	000		0F/0
fence.i	I	0001111	001		0F/1
addi	I	0010011	000		13/0
slli	I	0010011	001	0000000	13/1/00
slli	I	0010011	010		13/2
slli	I	0010011	011		13/3
xori	I	0010011	100		13/4
srii	I	0010011	101	0000000	13/5/00
srai	I	0010011	101	0100000	13/5/20
ori	I	0010011	110		13/6
andi	I	0010011	111		13/7
auipc	U	0010111			17
addiw	I	0011011	000		1B/0
slliw	I	0011011	001	0000000	1B/1/00
slliw	I	0011011	101	0000000	1B/5/00
sraiw	I	0011011	101	0100000	1B/5/20
sb	S	0100011	000		23/0
sh	S	0100011	001		23/1
sw	S	0100011	010		23/2
sd	S	0100011	011		23/3
add	R	0110011	000	0000000	33/0/00
sub	R	0110011	000	0100000	33/0/20
sll	R	0110011	001	0000000	33/1/00
sllt	R	0110011	010	0000000	33/2/00
slltu	R	0110011	011	0000000	33/3/00
xor	R	0110011	100	0000000	33/4/00
srl	R	0110011	101	0000000	33/5/00
sra	R	0110011	101	0100000	33/5/20
or	R	0110011	110	0000000	33/6/00
and	R	0110011	111	0000000	33/7/00
lui	U	0110111			37
addw	R	0111011	000	0000000	3B/0/00
subw	R	0111011	000	0100000	3B/0/20
sllw	R	0111011	001	0000000	3B/1/00
sllw	R	0111011	101	0000000	3B/5/00
sraw	R	0111011	101	0100000	3B/5/20
beq	SB	1100011	000		63/0
bne	SB	1100011	001		63/1
blt	SB	1100011	100		63/4
bge	SB	1100011	101		63/5
bltu	SB	1100011	110		63/6
bgeu	SB	1100011	111		63/7
jalr	J	1100111	000		67/0
jai	UJ	1101111			6F
ecall	I	1110011	000	000000000000	73/0/000
ebreak	I	1110011	000	000000000001	73/0/001
CSRrw	I	1110011	001		73/1
CSRrs	I	1110011	010		73/2
CSRRC	I	1110011	011		73/3
CSRrwI	I	1110011	101		73/5
CSRrsI	I	1110011	110		73/6
CSRRCI	I	1110011	111		73/7

③

REGISTER NAME, USE, CALLING CONVENTION

④


REGISTER	NAME	USE	SAVER
x0	zero	The constant value 0	N.A.
x1	ra	Return address	Caller
x2	sp	Stack pointer	Callee
x3	gp	Global pointer	—
x4	tp	Thread pointer	—
x5-x7	t0-t2	Temporaries	Caller
x8	s0/fp	Saved register/Frame pointer	Callee
x9	a1	Saved register	Callee
x10-x11	a0-a1	Function arguments/Return values	Caller
x12-x17	a2-a7	Function arguments	Caller
x18-x27	s2-s11	Saved registers	Callee
x28-x31	t3-t6	Temporaries	Caller
f0-f7	ft0-ft7	FP Temporaries	Callee
f8-f9	fs0-fs1	FP Saved registers	Callee
f10-f11	fa0-fa1	FP Function arguments/Return values	Caller
f12-f17	fa2-fa7	FP Function arguments	Caller
f18-f27	fs2-fs11	FP Saved registers	Callee
f28-f31	ft8-ft11	$R[rd] = R[rs1] + R[rs2]$	Caller

IEEE 754 FLOATING-POINT STANDARD


$(-1)^s \times (1 + \text{Fraction}) \times 2^{(\text{Exponent} - \text{Bias})}$

where Half-Precision Bias = 15, Single-Precision Bias = 127, Double-Precision Bias = 1023, Quad-Precision Bias = 16383

IEEE Half-, Single-, Double-, and Quad-Precision Formats:



MEMORY ALLOCATION



SIZE PREFIXES AND SYMBOLS

SIZE	PREFIX	SYMBOL	SIZE	PREFIX	SYMBOL
10 ³	Kilo-	K	2 ¹⁰	Kibi-	Ki
10 ⁶	Mega-	M	2 ²⁰	Mebi-	Mi
10 ⁹	Giga-	G	2 ³⁰	Gibi-	Gi
10 ¹²	Tera-	T	2 ⁴⁰	Tebi-	Ti
10 ¹⁵	Peta-	P	2 ⁵⁰	Pebi-	Pi
10 ¹⁸	Exa-	E	2 ⁶⁰	Exbi-	Ei
10 ²¹	Zetta-	Z	2 ⁷⁰	Zebi-	Zi
10 ²⁴	Yotta-	Y	2 ⁸⁰	Yobi-	Yi
10 ⁻³	milli-	m	10 ⁻¹⁵	femto-	f
10 ⁻⁶	micro-	μ	10 ⁻¹⁸	atto-	a
10 ⁻⁹	nano-	n	10 ⁻²¹	zepto-	z
10 ⁻¹²	pico-	p	10 ⁻²⁴	yocto-	y

NOT
 (continued)RV64F and RV64D Floating-Point Extensions

RV64A Atomic Extension

$\text{amadd}, w, \text{amadd}, d$	R AND	$R[d] = M[R[s1]]$ $M[R[s1]] = M[R[s1]] \vee R[s2]$ $R[d] = M[R[s1]]$
$\text{amand}, w, \text{amand}, d$	R AND	$M[R[s1]] = M[R[s1]] \vee R[s2]$ $R[d] = M[R[s1]]$
$\text{amax}, w, \text{amax}, d$	R MAXimin	$M[R[s1]] = M[R[s1]] \vee R[s2]$ $R[d] = M[R[s1]]$
$\text{amaxx}, w, \text{amaxx}, d$	R MAXimin Unsigned	$R[d] = M[R[s1]]$ $\text{if } (R[s2] > M[R[s1]] \wedge M[R[s1]] = R[s2])$ $R[d] = M[R[s1]]$
$\text{amin}, w, \text{amin}, d$	R MINimin	$R[d] = M[R[s1]]$ $\text{if } (R[s2] < M[R[s1]] \wedge M[R[s1]] = R[s2])$ $R[d] = M[R[s1]]$
$\text{aminu}, w, \text{aminu}, d$	R MINimin Unsigned	$R[d] = M[R[s1]]$ $\text{if } (R[s2] < M[R[s1]] \wedge M[R[s1]] = R[s2])$ $R[d] = M[R[s1]]$
$\text{amoor}, w, \text{amoor}, d$	R OR	$R[d] = M[R[s1]] \vee M[R[s1]] \vee R[s2]$ $R[d] = M[R[s1]] \vee M[R[s1]] \vee R[s2]$
$\text{amswap}, w, \text{amswap}, d$	R SWAP	$R[d] = M[R[s1]], M[R[s1]] = R[s2]$ $R[s2] = M[R[s1]]$
$\text{amxor}, w, \text{amxor}, d$	R XOR	$R[d] = M[R[s1]]$ $M[R[s1]] = M[R[s1]] \wedge R[s2]$ $R[d] = M[R[s1]]$
$\text{lr}, w, \text{lr}, d$	R Load Reserved	$R[d] = M[R[s1]]$ $\text{reservation on } M[R[s1]]$
$\text{sc}, w, \text{sc}, d$	R Store Conditional	$\text{if reserved, } M[R[s1]] = R[s2],$

CORE INSTRUCTION FORMATS

R	31	27	26	25	24	20	19	15	14	12	11	7	6	0
I	func7				rs2	rs1	func3		rd	Opcode				
S	imm[11:0]					rs1	func3		rd	Opcode				
B	imm[11:5]				rs2	rs1	func3		imm[4:0]		opcode			
SB	imm[12:0:5]				rs2	rs1	func3		imm[4:1:1]		opcode			
U					imm[31:12]						rd	opcode		
UJ					imm[20:10:11:19:12]						rd	opcode		

© 2018 by Elsevier, Inc. All rights reserved. From Patterson and Hennessy, *Computer Organization and Design: The Hardware/Software Interface: RISC-V Edition*