


Diseño básico de un procesador RISC-V

Instrucciones de control (branches)


Diseño de Sistemas Electrónicos

Felipe Machado

Procesador monociclo (R, I, load, store)




Procesador monociclo (R, I, *load*, *store*)




| operación | código |
|-----------|--------|
| suma | 0000 |
| resta | 0001 |
| sll | 0010 |
| slt | 0100 |
| sltu | 0110 |
| xor | 1000 |
| srl | 1010 |
| sra | 1011 |
| or | 1100 |
| and | 1110 |


Procesador monociclo (R, I, *load*, *store*)




Procesador monociclo (R, I, load, store)



Procesador monociclo (R, I, load, store)



Procesador monociclo (R, I, load, store)



Instrucciones tipo R e I

| | Tipo R | Tipo I | |
|----------------------------------|--------|--------|-----------------|
| <i>Add</i> | add | addi | Aritméticas |
| <i>Subtract</i> | sub | — | |
| <i>AND</i> | and | andi | A nivel de bits |
| <i>OR</i> | or | ori | |
| <i>Exclusive OR</i> | xor | xori | |
| <i>Set if Less Than</i> | slt | slti | Comparaciones |
| <i>Set if Less Than Unsigned</i> | sltu | sltiu | |
| <i>Shift Left Logic</i> | sll | slli | Desplazamientos |
| <i>Shift Right Logic</i> | srl | srli | |
| <i>Shift Right Arithmetic</i> | sra | srai | |

19 instrucciones

Instrucciones de transferencia de datos

Tipo I: Carga de memoria a registro

| | |
|-----------|--------------------------------|
| lw | <i>Load Word</i> |
| lhu | <i>Load Halfword, Unsigned</i> |
| lbu | <i>Load Byte, Unsigned</i> |
| lh | <i>Load Halfword</i> |
| lb | <i>Load Byte</i> |

Tipo S: Almacenamiento, de registro a memoria

| | |
|-----------|-----------------------|
| sw | <i>Store Word</i> |
| sh | <i>Store Halfword</i> |
| sb | <i>Store Byte</i> |

8 instrucciones

Tipo B

| | | |
|------|--|------------------|
| beq | <i>Branch if Equal</i> | $rs1 == rs2$ |
| bne | <i>Branch if Not Equal</i> | $rs1 \neq rs2$ |
| blt | <i>Branch if Less Than</i> | $rs1 <_s rs2$ |
| bge | <i>Branch if Greater than or Equal</i> | $rs1 \geq_s rs2$ |
| bltu | <i>Branch if Less Than, Unsigned</i> | $rs1 <_u rs2$ |
| bgeu | <i>Branch if Greater than or Equal, Unsigned</i> | $rs1 \geq_u rs2$ |


No son necesarias:

| | | |
|------|---|------------------|
| bgt | <i>Branch if Greater Than</i> | $rs1 >_s rs2$ |
| ble | <i>Branch if Less than or Equal</i> | $rs1 \leq_s rs2$ |
| bgtu | <i>Branch if Greater Than, Unsigned</i> | $rs1 >_u rs2$ |
| bleu | <i>Branch if Less than or Equal, Unsigned</i> | $rs1 \leq_u rs2$ |

| Tipo B | | |
|--------|--|------------------|
| beq | <i>Branch if Equal</i> | $rs1 == rs2$ |
| bne | <i>Branch if Not Equal</i> | $rs1 \neq rs2$ |
| blt | <i>Branch if Less Than</i> | $rs1 <_s rs2$ |
| bge | <i>Branch if Greater than or Equal</i> | $rs1 \geq_s rs2$ |
| bltu | <i>Branch if Less Than, Unsigned</i> | $rs1 <_u rs2$ |
| bgeu | <i>Branch if Greater than or Equal, Unsigned</i> | $rs1 \geq_u rs2$ |

blt x19, x20, offset si $x19 <_s x20 \rightarrow$ salta




blt x20, x19, offset si $x19 >_s x20 \rightarrow$ salta



No hace falta: bgt *Branch if Greater Than*

Instrucciones de control (*branch*)

Saltar si rs1 menor (con signo)



Instrucciones de control (*branch*)

Saltar si rs1 menor (con signo)

Registro fuente 1 } si rs1 menor → salto del programa
Registro fuente 2 } si rs1 no menor → siguiente instrucción (+4)

`blt rs1, rs2, offset`

Branch if Less Than


desplazamiento

+ Contador programa (PC)

Dirección de memoria del salto

si rs1 menor

se guarda
en PC



Memoria

20
24
28
32
36
40
...

| |
|--------------------|
| blt x22, x23, Else |
| add x19, x20, x21 |
| beq x0, x0, Exit |
| sub x19, x20, x21 |
| |
| |

Instrucciones de control (*branch*)

Saltar si rs1 menor (con signo)

Registro fuente 1 } si rs1 menor → salto del programa
Registro fuente 2 } si rs1 no menor → siguiente instrucción (+4)

`blt rs1, rs2, offset`

Branch if Less Than


desplazamiento

+ Contador programa (PC)

Dirección de memoria del salto

si rs1 menor

se guarda
en PC




Memoria

| | |
|-----|---------------------------------|
| 20 | <code>blt x22, x23, Else</code> |
| 24 | <code>add x19, x20, x21</code> |
| 28 | <code>beq x0, x0, Exit</code> |
| 32 | <code>sub x19, x20, x21</code> |
| 36 | |
| 40 | |
| ... | |


Instrucciones de control (*branch*)

Saltar si rs1 menor (con signo)




Instrucciones de control (*branch*)

Saltar si rs1 menor (con signo)




Instrucciones de control (*branch*)

Saltar si rs1 menor (con signo)




Instrucciones de control (branch)




| operación | código |
|-----------|--------|
| suma | 0000 |
| resta | 0001 |
| sll | 0010 |
| slt | 0100 |
| sltu | 0110 |
| xor | 1000 |
| srl | 1010 |
| sra | 1011 |
| or | 1100 |
| and | 1110 |

Instrucciones de control (branch)




Instrucciones de control (*branch*)


Saltar si rs1 menor (con signo)




Instrucciones de control (branch)



Instrucciones de control (branch)




Instrucciones de control (branch)



| operación | código |
|-----------|--------|
| suma | 0000 |
| resta | 0001 |
| sll | 0010 |
| slt | 0100 |
| sltu | 0110 |
| xor | 1000 |
| srl | 1010 |
| sra | 1011 |
| or | 1100 |
| and | 1110 |

Instrucciones de control (branch)





Instrucciones de control

b1t rs1, rs2, offset

Branch if Less Than


Formato instrucción tipo B




en C'2 $\rightarrow [-2^{12}, 2^{12}-1] = [-4096, 4095]$

saltos relativos

Instrucciones de control (branch)




Instrucciones de control (branch)



| operación | código |
|-----------|--------|
| suma | 0000 |
| resta | 0001 |
| sll | 0010 |
| slt | 0100 |
| sltu | 0110 |
| xor | 1000 |
| srl | 1010 |
| sra | 1011 |
| or | 1100 |
| and | 1110 |

Instrucciones de control (branch)

Modifica PC { Sin registro destino
No usa memoria Ni carga ni almacena



| operación | código |
|-----------|--------|
| suma | 0000 |
| resta | 0001 |
| sll | 0010 |
| slt | 0100 |
| sltu | 0110 |
| xor | 1000 |
| srl | 1010 |
| sra | 1011 |
| or | 1100 |
| and | 1110 |

Instrucciones tipo R e I



| | Tipo R | Tipo I | |
|----------------------------------|--------|--------|-----------------|
| <i>Add</i> | add | addi | Aritméticas |
| <i>Subtract</i> | sub | — | |
| <i>AND</i> | and | andi | A nivel de bits |
| <i>OR</i> | or | ori | |
| <i>Exclusive OR</i> | xor | xori | |
| <i>Set if Less Than</i> | slt | slti | Comparaciones |
| <i>Set if Less Than Unsigned</i> | sltu | sltiu | |
| <i>Shift Left Logic</i> | sll | slli | Desplazamientos |
| <i>Shift Right Logic</i> | srl | srli | |
| <i>Shift Right Arithmetic</i> | sra | srai | |

Menor que


`slt rd, rs1, rs2 #rd ← 1 si $rs1 < rs2$ si no 0`

Set if Less Than

Compara $rs1$ y $rs2$ como números en complemento a 2



| | |
|-------------|--|
| Modifica PC | { Sin registro destino No usa memoria <i>Ni carga ni almacena</i> |
|-------------|--|




| | |
|-------------|--|
| Modifica PC | { Sin registro destino No usa memoria <i>Ni carga ni almacena</i> |
|-------------|--|



Instrucciones de control (branch)

Modifica PC

{ Sin registro destino
No usa memoria Ni carga ni almacena




| operación | código |
|-----------|--------|
| suma | 0000 |
| resta | 0001 |
| sll | 0010 |
| slt | 0100 |
| sltu | 0110 |
| xor | 1000 |
| srl | 1010 |
| sra | 1011 |
| or | 1100 |
| and | 1110 |



Instrucciones de control (branch)


Modifica PC

{ Sin registro destino
No usa memoria Ni carga ni almacena



Instrucciones de control (branch)


Modifica PC { Sin registro destino
No usa memoria Ni carga ni almacena



| operación | código |
|-----------|--------|
| suma | 0000 |
| resta | 0001 |
| sll | 0010 |
| slt | 0100 |
| sltu | 0110 |
| xor | 1000 |
| srl | 1010 |
| sra | 1011 |
| or | 1100 |
| and | 1110 |

Instrucciones de control (branch)


Modifica PC { Sin registro destino
No usa memoria Ni carga ni almacena



| operación | código |
|-----------|--------|
| suma | 0000 |
| resta | 0001 |
| sll | 0010 |
| slt | 0100 |
| sltu | 0110 |
| xor | 1000 |
| srl | 1010 |
| sra | 1011 |
| or | 1100 |
| and | 1110 |

Instrucciones de control (branch)


Modifica PC { Sin registro destino
No usa memoria Ni carga ni almacena



Instrucciones de control (*branch*)

Modifica
PC


{ Sin registro destino
No usa memoria Ni carga ni almacena



| operación | código |
|-----------|--------|
| suma | 0000 |
| resta | 0001 |
| sll | 0010 |
| slt | 0100 |
| sltu | 0110 |
| xor | 1000 |
| srl | 1010 |
| sra | 1011 |
| or | 1100 |
| and | 1110 |


Set if
Less
Than

{ Sin registro destino
No usa memoria *Ni carga ni almacena*



Instrucciones de control (branch)

Modifica PC { Sin registro destino
No usa memoria Ni carga ni almacena





| Tipo B | | |
|----------------|--|--------------------|
| beq | <i>Branch if Equal</i> | $rs1 == rs2$ |
| bne | <i>Branch if Not Equal</i> | $rs1 \neq rs2$ |
| b_st | <i>Branch if Less Than</i> | $rs1 <_{s} rs2$ |
| bge | <i>Branch if Greater than or Equal</i> | $rs1 \geq_{s} rs2$ |
| b_ut | <i>Branch if Less Than, Unsigned</i> | $rs1 <_{u} rs2$ |
| bgeu | <i>Branch if Greater than or Equal, Unsigned</i> | $rs1 \geq_{u} rs2$ |


Set if Less Than

Set if Less Than Unsigned

Instrucciones de control (*branch*)

Modifica
PC

{ Sin registro destino
No usa memoria Ni carga ni almacena



| | |
|-------------|--|
| Modifica PC | { Sin registro destino No usa memoria <i>Ni carga ni almacena</i> |
|-------------|--|



Instrucciones de control

6 instrucciones

Creamos operación nueva en la ALU

Tipo B

| | | | | |
|---|------|---|------------------------|---------------------------|
| | beq | Branch if Equal | rs1 == rs2 | Set if Equal |
| | bne | Branch if Not Equal | rs1 ≠ rs2 | |
| ✓ | blt | Branch if Less Than | rs1 < _s rs2 | Set if Less Than |
| | bge | Branch if Greater than or Equal | rs1 ≥ _s rs2 | |
| ✓ | bltu | Branch if Less Than, Unsigned | rs1 < _u rs2 | Set if Less Than Unsigned |
| | bgeu | Branch if Greater than or Equal, Unsigned | rs1 ≥ _u rs2 | |

No hay instrucción Set if Equal

Necesitaría 2 instrucciones:

```

xor x21, x19, x20 → # x21 ← 0 si x19==x20
                    # x21 ≠ 0 si x19!=x20
sltiu x21, x21, 1 → # x21 ← 1 si x21 <u 1
                    Set if Less Than Immediate Unsigned
                    x21 == 0
    
```


Set if Not Equal

```

xor x21, x19, x20
sltu x21, x0, x21 → # x21 ← 1 si 0 <u x21
                    Set if Less Than Unsigned
                    x21 != 0
    
```

Instrucciones de control (branch)

Modifica PC { Sin registro destino
No usa memoria Ni carga ni almacena



| Tipo B | | | | |
|--------|------|---|------------------|---------------------------|
| ✓ | beq | Branch if Equal | $rs1 == rs2$ | Set if Equal |
| | bne | Branch if Not Equal | $rs1 \neq rs2$ | |
| ✓ | blt | Branch if Less Than | $rs1 <_s rs2$ | Set if Less Than |
| | bge | Branch if Greater than or Equal | $rs1 \geq_s rs2$ | |
| ✓ | bltu | Branch if Less Than, Unsigned | $rs1 <_u rs2$ | Set if Less Than Unsigned |
| | bgeu | Branch if Greater than or Equal, Unsigned | $rs1 \geq_u rs2$ | |

operación nueva

Tipo B



beq

Branch if Equal

$rs1 == rs2$

Set if Equal

opuestos

Set if **NOT** Equal

bne

Branch if Not Equal

$rs1 \neq rs2$



blt

Branch if Less Than

$rs1 <_s rs2$

Set if Less Than

opuestos

Set if **NOT** Less Than

bge

Branch if Greater than or Equal

$rs1 \geq_s rs2$



bltu

Branch if Less Than, Unsigned

$rs1 <_u rs2$

Set if Less Than Unsigned




opuestos

Set if **NOT** Less Than Unsigned


bgeu

Branch if Greater than or Equal, Unsigned

$rs1 \geq_u rs2$




| | |
|-------------|--|
| Modifica PC | { Sin registro destino No usa memoria <i>Ni carga ni almacena</i> |
|-------------|--|



Instrucciones de control (*branch*)

Modifica
PC

{ Sin registro destino
No usa memoria Ni carga ni almacena




| operación | código |
|-----------|--------|
| suma | 0000 |
| resta | 0001 |
| sll | 0010 |
| slt | 0100 |
| sltu | 0110 |
| seq | 0111 |
| xor | 1000 |
| srl | 1010 |
| sra | 1011 |
| or | 1100 |
| and | 1110 |

Instrucciones de control (branch)


Modifica
PC

{ Sin registro destino
No usa memoria Ni carga ni almacena




| operación | código |
|-----------|--------|
| suma | 0000 |
| resta | 0001 |
| sll | 0010 |
| slt | 0100 |
| sltu | 0110 |
| seq | 0111 |
| xor | 1000 |
| srl | 1010 |
| sra | 1011 |
| or | 1100 |
| and | 1110 |


Instrucciones de cómputo



Instrucciones de cómputo




Instrucciones de cómputo



| operación | código |
|-----------|--------|
| suma | 0000 |
| resta | 0001 |
| sll | 0010 |
| slt | 0100 |
| sltu | 0110 |
| seq | 0111 |
| xor | 1000 |
| srl | 1010 |
| sra | 1011 |
| or | 1100 |
| and | 1110 |

Instrucciones de cómputo



| operación | código |
|-----------|--------|
| suma | 0000 |
| resta | 0001 |
| sll | 0010 |
| slt | 0100 |
| sltu | 0110 |
| seq | 0111 |
| xor | 1000 |
| srl | 1010 |
| sra | 1011 |
| or | 1100 |
| and | 1110 |

| Tipo B | | | |
|--------|------|---|------------------|
| ✓ | beq | Branch if Equal | $rs1 == rs2$ |
| ✓ | bne | Branch if Not Equal | $rs1 \neq rs2$ |
| ✓ | blt | Branch if Less Than | $rs1 <_s rs2$ |
| ✓ | bge | Branch if Greater than or Equal | $rs1 \geq_s rs2$ |
| ✓ | bltu | Branch if Less Than, Unsigned | $rs1 <_u rs2$ |
| ✓ | bgeu | Branch if Greater than or Equal, Unsigned | $rs1 \geq_u rs2$ |


Set if Equal
opuestos
Set if **NOT** Equal

Set if Less Than
opuestos
Set if **NOT** Less Than

Set if Less Than Unsigned
opuestos
Set if **NOT** Less Than Unsigned

Bibliografía y referencias

- Guía Práctica de RISC-V: El Atlas de una Arquitectura Abierta
David Patterson, Andrew Waterman
<http://riscvbook.com/espanol/>
- Digital Design and Computer Architecture
David Money Harris, Sarah L. Harris
- Computer Organization and Design. RISC-V Edition
David Patterson, John Hennessy
- The RISC-V Instruction Set Manual.
Vol I: User-Level ISA. v2.2
Andrew Waterman, Krste Asanovic
<https://riscv.org/specifications/>
- Design of the RISC-V Instruction Set Architecture
Andrew Waterman
<http://www2.eecs.berkeley.edu/Pubs/TechRpts/2016/EECS-2016-1.html>
- <https://riscv.org/>
- <https://github.com/kvakil/venus>



Este tutorial:

Instrucciones de control (branches)

Diseño básico de un procesador RISC-V

cuyo autor es Felipe Machado

está bajo una licencia de Creative Commons Reconocimiento 4.0 Internacional

<https://creativecommons.org/licenses/by/4.0/>

doi:[10.5281/zenodo.4426635](https://doi.org/10.5281/zenodo.4426635)

versión 1.0

Video disponible: <https://youtu.be/UzCLsPhydBY>



Universidad
Rey Juan Carlos

Área de Tecnología Electrónica

Felipe Machado