

## Apéndice A: RTL de la unidad de Control

```

1  `timescale 1ns / 1ps
2  module control_unit(
3      input logic [6:0] opcode,           //instructions [6:0]
4      input logic [2:0] funct_3,         //instructions [14:12]
5      input logic [6:0] funct_7,         //instructions [31:25]
6      input logic zero,                 //input from branch(module) if rs1 and rs2 are
        equal
7      output logic prf_wr_en,           //write enable of prf
8      output logic [2:0] cu_imm_sel,     //control selector to immediate generator(
        imm_gen)
9      output logic prf_pc_mux_ctrl,     //selector to control input in ALU opoerand
        1
10     output logic prf_imm_mux_ctrl,    //selector to control input in ALU opereand
        2
11     output logic [3:0] cu_alu_ctrl,    //selector for ALU operation
12     output logic [1:0] cu_mem_out_mux_sel, //selector for mux data_out,alu_result,
        next_instruction directions to prf data in
13     output logic cu_data_mem_wr_en,    //write enable for data mem
14     output logic cu_pc_add_sel,        //selector to add +4 or +2 to the next
        instruction (+2 is for future architecture implementation)
15     output logic branch_taken         //flag in order to evaluate only in BEQ and
        JAL instructions
16 );
17 //Define the instructions
18 `include "defines.svh"
19 always_comb begin
20     prf_wr_en = 1'b1;                //enable prf write
21     cu_data_mem_wr_en = 1'b0;        //disable data_mem write
22     cu_imm_sel = IMM_I;              //use IMM_I_TYPE decodification
23     prf_pc_mux_ctrl = 1'b0;          //use rs1 as opreand 1 in ALU
24     prf_imm_mux_ctrl = 1'b1;         //don't use rs2 instead use imm_gen as
        operand 2 in ALU
25     cu_pc_add_sel = 1'b0;            //Add +4 to pc_in
26     cu_mem_out_mux_sel = ALU_TO_PRF; //send the result of ALU to prf data_in
27     cu_alu_ctrl = ALU_ADD;           //ADD operation in ALU
28     branch_taken = 1'b0;            //Never take a branch in I_TYPE so that
        mux_pc_in is PC+4
29     case (opcode)
30         OPCODE_I_TYPE: begin         //Type I instructions
31             case (funct_3)
32                 //(addi)
33                 ADDI: begin
34                     cu_alu_ctrl = ALU_ADD; //ADD operation in ALU
35                 end
36                 //(slti)
37                 SLTI: begin
38                     cu_alu_ctrl = ALU_SLT; //SLT operation in ALU
39                 end
40                 //(sltiu)
41                 SLTIU: begin
42                     cu_alu_ctrl = ALU_SLTU; //SLTU operation in
                        ALU
43                 end
44                 //(xori)
45                 XORI: begin
46                     cu_alu_ctrl = ALU_XOR; //XOR operation in ALU
47                 end
48                 //(slti)
49                 ORI: begin
50                     cu_alu_ctrl = ALU_OR; //OR operation in ALU
51                 end
52                 //(ANDI)

```

```

53         ANDI: begin
54             cu_alu_ctrl =          ALU_AND;          //AND operation in ALU
55         end
56         default: begin
57             cu_alu_ctrl =          ALU_ADD;          //ADD operation in ALU
58         end
59     endcase
60 end
61 OPCODE_B_TYPE: begin //Type B instructions
62     prf_wr_en =          1'b0;          //disable prf write
63     cu_imm_sel =          IMM_B;          //use IMM_B_TYPE
64     prf_pc_mux_ctrl =    1'b1;          //use rs1 as opreand 1 in ALU
65     //Type B(BEQ)
66     case (funct_3)
67         BEQ: begin
68             if (zero == 1'b1) begin //This flag is going to be '1' if
69                 rs1 = rs2
70                 cu_alu_ctrl =          ALU_ADD;          //ADD
71                     operation in ALU
72                 branch_taken = 1'b1;          //Select the
73                     direction of the branch (branch taken)
74             end else
75                 branch_taken = 1'b0;
76             end
77             //TODO: Add more types of branches in order to roun any
78             program
79             default: begin
80                 cu_alu_ctrl =          ALU_ADD;          //ADD operation in
81                     ALU
82                 branch_taken =          1'b0;          //branch not taken
83             end
84         endcase
85     end
86 OPCODE_R_TYPE: begin
87     cu_imm_sel =          IMM_NF;          //use IMM_NO_FUNCTION_TYPE
88     prf_imm_mux_ctrl =    1'b0;          //use rs2 as operand 2 in ALU
89     if (funct_7 == 7'b0000000) begin //The instructions bellow
90         have this code funct_7
91         case (funct_3) //The changes of this types of R operations
92             comes from funct_3
93             //ADDITION OPERATION
94             ADD: begin
95                 cu_alu_ctrl =          ALU_ADD;          //ADD operation
96                     in ALU
97             end
98             //LOGICAL LEFT SHIFT
99             SLL: begin
100                 cu_alu_ctrl =          ALU_SLL;          //SLL operation
101                     in ALU
102             end
103             //SIGNED COMPARISON
104             SLT: begin
105                 cu_alu_ctrl =          ALU_SLT;          //SLT operation
106                     in ALU
107             end
108             //UNSIGNED COMPARISON
109             SLTU: begin
110                 cu_alu_ctrl =          ALU_SLTU;          //SLTU operation
111                     in ALU
112             end
113             //XOR
114             XOR_: begin
115                 cu_alu_ctrl =          ALU_XOR;          //XOR operation
116                     in ALU
117             end
118         end
119     end

```

```

106          //RIGHT LOGICAL SHIFT
107          SRL: begin
108              cu_alu_ctrl =          ALU_SRL;          //SRL operation
109                  in ALU
110          end
111          //OR
112          OR_: begin
113              cu_alu_ctrl =          ALU_OR;          //OR operation in
114                  ALU
115          end
116          //AND
117          AND_: begin
118              cu_alu_ctrl =          ALU_AND;          //AND operation
119                  in ALU
120          end
121          default: begin
122              cu_alu_ctrl =          ALU_ADD;          //ADD operation
123                  in ALU
124          end
125      endcase
126      end else if (funct_7 == 7'b0100000) begin //The instructions
127          below have this code funct_7
128          case(funct_3)
129              //SUBTRACTION OPERATION
130              SUB: begin
131                  cu_alu_ctrl =          ALU_SUB;          //SUB operation
132                      in ALU
133              end
134              //SIGN-EXTEND SHIFT OPERATION
135              SRA: begin
136                  cu_alu_ctrl =          ALU_SRA;          //Arithmetic
137                      right shift operation in ALU
138              end
139              default: begin
140                  cu_alu_ctrl =          ALU_ADD;          //ADD operation
141                      in ALU
142              end
143          endcase
144      end else begin
145          cu_alu_ctrl =          ALU_ADD;          //ADD operation
146              in ALU
147      end
148      end
149      OPPOSITE_J_TYPE: begin //In this RISC-V architecture it only exists jump
150          and link (JAL) operation
151          cu_imm_sel =          IMM_J;          //use
152              IMM_NO_FUNCTION_TYPE
153          prf_pc_mux_ctrl =          1'b1;          //use pc_out as
154              opreand 1 in ALU
155          cu_mem_out_mux_sel =          INSTRUCTION_TO_PRF; //send the result of
156              ALU to prf data_in
157          cu_alu_ctrl =          ALU_ADD;          //ALU operation in
158              ALU
159          branch_taken =          1'b1;          //always take the
160              branch
161      end
162      //TODO: Add more types of J instructions
163      default: begin
164          prf_wr_en =          1'b0;          //enable prf write
165          cu_alu_ctrl =          ALU_ADD;          //ADD operation in ALU
166      end
167  end
168  endcase
169  end
170  endmodule

```

Listing 1: Unidad de Control

```

1 module mux_3_to_1 (
2     input logic [31:0] data_out_to_pc,
3     input logic [31:0] alu_to_mem_addr,
4     input logic [31:0] data_out_to_mux,
5     input logic [1:0] sel,
6     output logic [31:0] data_out
7 );
8     'include "defines.sv"
9     always_comb begin
10         case (sel)
11             ALU_TO_PRF: begin
12                 data_out = alu_to_mem_addr;
13             end
14             DATA_OUT_TO_PRF: begin
15                 data_out = data_out_to_mux;
16             end
17             INSTRUCTION_TO_PRF: begin
18                 data_out = data_out_to_pc;
19             end
20             default: data_out = '0;
21         endcase
22     end
23 endmodule

```

Listing 2: Multiplexor ALU, Memoria, PC

```

1 module plus_4_or_2_mux(
2     input logic sel,
3     output logic [2:0] instruction_add
4 );
5
6     always_comb begin
7         case (sel)
8             1'b0: begin
9                 instruction_add = 3'b100;
10            end
11            1'b1: begin
12                instruction_add = 3'b010;
13            end
14            default: instruction_add = 3'b000;
15        endcase
16    end
17 endmodule

```

Listing 3: Multiplexor auxiliar 4-2 para PC

```

1 module mux #(parameter WIDTH = 32)(
2     input logic [WIDTH-1:0] in1,
3     input logic [WIDTH-1:0] in2,           // array of N inputs
4     input logic sel,                       // select
5     output logic [WIDTH-1:0] out           // mux output
6 );
7     assign out = (sel) ? in1 : in2; // 0 = in_2
8 endmodule

```

Listing 4: Multiplexor auxiliar

```

1 'timescale 1ns / 1ps
2 module adder #(parameter DATA_WIDTH = 32)(

```

```

3   input logic [2:0] constant_operand,
4   input logic [DATA_WIDTH - 1:0] instruction_addr,
5   output logic [DATA_WIDTH - 1:0] next_instruction
6   );
7   assign next_instruction = constant_operand + instruction_addr;
8 endmodule

```

Listing 5: Sumador interno para PC

```

1 module branch #(parameter DATA_WIDTH = 32)(
2   input logic [DATA_WIDTH - 1: 0]rs_1,
3   input logic [DATA_WIDTH - 1: 0]rs_2,
4   output logic branch_taken
5 );
6
7   assign branch_taken = (rs_1 == rs_2) ? 1'b1 : 1'b0; //Zero flag
8
9 endmodule

```

Listing 6: Multiplexor auxiliar

## Apéndice B: RTL de banco de registro

```
1  `timescale 1ns / 1ps
2  module physical_register_file #(parameter DIR_WIDTH = 10, parameter DATA_WIDTH = 256)
3      (
4          input logic clk,                //Clock signal
5          input logic arst_n,             //Reset signal
6          input logic write_en,           //Write enable signal
7          input logic [DIR_WIDTH - 1:0] read_dir1,    //Read direction 1
8          input logic [DIR_WIDTH - 1:0] read_dir2,    //Read direction 2
9          input logic [DIR_WIDTH - 1:0] write_dir,     //Write direction
10         input logic [DATA_WIDTH - 1:0] write_data,   //Data to write
11         output logic [DATA_WIDTH - 1:0] read_data1,  //Readed Data 1
12         output logic [DATA_WIDTH - 1:0] read_data2,  //Readed Data 2
13     );
14
15     logic [DATA_WIDTH - 1:0] prf [1:(2**DIR_WIDTH) - 1]; //Physical Register File
16     //32*32bits
17
18     always_ff(posedge clk, negedge arst_n)begin
19         if (arst_n == 1'b0)begin //Condition of reset
20             for (int i = 1 ; i < DATA_WIDTH; i++) begin //For cicle to reset
21                 to 0 all values of memory array
22                 prf [i]<= '0;
23             end
24         end else begin
25             if (write_en)begin //If write enable is set and the direction of write
26                 is not 0, then write memory array
27                 prf [write_dir] <= write_data; //Memory array
28                 assignation
29             end
30         end
31     end
32     always_comb begin
33         read_data1 = read_dir1 == '0 ? '0 : prf [read_dir1]; //Assignment of
34         //readed data 1 depending of read direction 1
35         read_data2 = read_dir2 == '0 ? '0 : prf [read_dir2]; //Assignment of
36         //readed data 2 depending of read direction 2
37     end
38     assign fibb_out = prf[5];
39 endmodule
```

Listing 7: Banco de registros

## Apéndice C: RTL de ALU

```
1  `timescale 1ns / 1ps
2  // ALU for basic arithmetic instructions in RV32I
3  module alu #(parameter N = 32)(
4      input logic [N-1:0] operand1,    // First operand, sourced from a register
5      input logic [N-1:0] operand2,    // Second operand sourced from a register
6      //input logic [N-1:0] imm_in,      // Second operand sourced from immediate
7      //input logic [N-1:0] pc_in,      // First operand sourced from program
8      //input logic alusrc_r1,          // ALUsrc selector for the first operand
9      //input logic alusrc_r2,          // ALUsrc selector for the second operand
10     input logic [3:0]   alucontrol,   // Use 4 bits for the opcode at the moment
11     //output logic zero,
12     output logic [N-1:0] alu_result   // ALU result, destiny is another register
13 );
14
15 `include "defines.sv"
16 always_comb begin
17     unique case(alucontrol)
18         ALU_ADD: begin // At the moment we don't care about the carry
19             alu_result = operand1 + operand2;
20         end
21         ALU_SUB: begin
22             alu_result = operand1 - operand2;
23         end
24         ALU_AND: begin
25             alu_result = operand1 & operand2;
26         end
27         ALU_OR: begin
28             alu_result = operand1 | operand2;
29         end
30         ALU_XOR: begin
31             alu_result = operand1 ^ operand2;
32         end
33         ALU_EQ: begin
34             alu_result = operand1 == operand2;
35         end
36         ALU_SLT: begin // Compare sign bit
37             if (operand1[N-1] != operand2[N-1]) begin
38                 // Find which operand has the negative sign
39                 alu_result = operand1[N-1] > operand2[N-1];
40             end else begin
41                 // IF MSB is equal, compare bits directly
42                 alu_result = operand1[N-2:0] < operand2[N-2:0];
43             end
44         end
45         ALU_SLTU: begin
46             alu_result = operand1 < operand2;
47         end
48         ALU_SLL: begin
49             alu_result = operand1 << operand2;
50         end
51         ALU_SRL: begin
52             alu_result = operand1 >> operand2;
53         end
54         ALU_SRA: begin
55             alu_result = $signed(operand1) >>> operand2; // Implementation could
56                 // be hard-coded if needed
57         end
58         default: alu_result = '0;
59     endcase
60 end
```

```
60 endmodule
```

Listing 8: Módulo de ALU



## Apéndice D: RTL de Módulo Extensión de signo

```
1  `timescale 1ns / 1ps
2  ///////////////////////////////////////////////////////////////////
3  // Company:
4  // Engineer:
5  //
6  // Create Date: 11/21/2025 10:44:41 PM
7  // Design Name:
8  // Module Name: imm_gen
9  // Project Name:
10 ///////////////////////////////////////////////////////////////////
11
12
13 module imm_gen(
14     input logic [31:0] instr,      // Instructions from program memory
15     input logic [2:0] imm_sel,     // 000 = I-type, 001 = S-type, 010 = B-type, 011 =
        U-type, 100 = J-type of control unit
16     output logic [31:0] imm_out    // output for ALU and PC
17 );
18
19 `include "defines.sv"             //define the imm instructions
20
21 always_comb begin
22     unique case (imm_sel)
23         IMM_I: begin //000 = I-type
24             imm_out = {{20{instr[31]}}, instr[31:20]}; //signed extension (repeat
                20 times the MSB)
25         end
26
27         IMM_S: begin //001 = S-type
28             imm_out = { {20{instr[31]}}, instr[31:25], instr[11:7] }; //signed
                extension (repeat 20 times the MSB)
29         end
30
31         IMM_B: begin //010 = B-type
32             imm_out = { {20{instr[31]}}, {instr[7], instr[30:25], instr[11:8],
                1'b0 } };
33         end
34
35         IMM_U: begin // 011 = U-type
36             imm_out = { instr[31:12], {12{1'b0}} };
37         end
38
39         IMM_J: begin // 100 = J-type
40             imm_out = { {12{instr[31]}}, {instr[19:12], instr[20], instr[30:21],
                1'b0 } };
41         end
42         default: imm_out = IMM_NF;
43     endcase
44 end
45 endmodule
```

Listing 9: Generador de immediatos

## Apéndice E: RTL de memoria de instrucciones

```
1 `timescale 1ns / 1ps
2 module instruction_memory #(
3     parameter BYTE_WIDTH = 8,           // Ancho de cajón de la memoria (1 Byte)
4     parameter MEM_DEPTH = 1024,         // Número de renglones de memoria
5     parameter ADDR_WIDTH = 10,          // con 10 bits podemos direccionar 1024 renglones
6     parameter DATA_WIDTH = 32          // Ancho de instrucción (32 bits)
7 )
8 (
9     input logic clk,
10
11     // Puerto de Lectura (PC)
12     input logic [ADDR_WIDTH-1:0] rd_addr, // Dirección de lectura (PC)
13     output logic [DATA_WIDTH-1:0] rd_data, // Instrucción que sale
14
15     // Puerto de escritura (FIFO)
16     input logic [DATA_WIDTH-1:0] data_in, // Dato (instrucción) que viene de la
17     // FIFO
18     input logic [ADDR_WIDTH-1:0] wr_addr, // Dirección (10 bits para 1024
19     // espacios)
20     input logic w_en // Write Enable
21 );
22
23 localparam BANK_DEPTH = MEM_DEPTH / 4; // 256 renglones por banco
24
25 // bank3 = byte [31:24] (MSB), bank0 = byte [7:0] (LSB)
26 logic [BYTE_WIDTH-1:0] bank0 [0:BANK_DEPTH-1];
27 logic [BYTE_WIDTH-1:0] bank1 [0:BANK_DEPTH-1];
28 logic [BYTE_WIDTH-1:0] bank2 [0:BANK_DEPTH-1];
29 logic [BYTE_WIDTH-1:0] bank3 [0:BANK_DEPTH-1];
30
31 // 1. Inicialización (Limpieza + programa)
32 initial begin : init_memory
33     // Limpia toda la memoria
34     for (int i = 0; i < BANK_DEPTH; i++) begin
35         bank0[i] = {BYTE_WIDTH{1'b0}};
36         bank1[i] = {BYTE_WIDTH{1'b0}};
37         bank2[i] = {BYTE_WIDTH{1'b0}};
38         bank3[i] = {BYTE_WIDTH{1'b0}};
39     end
40 end
41
42 // 2. Escritura paralela en los 4 bancos
43 // [ADDR_WIDTH-1:2] para elegir el renglón dentro del banco (PC alineado a 4
44 // bytes)
45 always_ff (posedge clk) begin
46     if (w_en) begin
47         bank3[wr_addr[ADDR_WIDTH-1:2]] <= data_in[31:24]; // MSB
48         bank2[wr_addr[ADDR_WIDTH-1:2]] <= data_in[23:16];
49         bank1[wr_addr[ADDR_WIDTH-1:2]] <= data_in[15:8];
50         bank0[wr_addr[ADDR_WIDTH-1:2]] <= data_in[7:0]; // LSB
51     end
52 end
53
54 // 3. Lectura (Combinacional)
55 assign rd_data = {
56     bank3[rd_addr[ADDR_WIDTH-1:2]],
57     bank2[rd_addr[ADDR_WIDTH-1:2]],
58     bank1[rd_addr[ADDR_WIDTH-1:2]],
59     bank0[rd_addr[ADDR_WIDTH-1:2]]
60 };
61 endmodule
```

---

Listing 10: Memoria de instrucciones

## Apéndice F: RTL de memoria del programa

```
1 `timescale 1ns / 1ps
2 module data_memory #(
3     parameter DATA_WIDTH = 32,          // Ancho de instruccion / dato
4     parameter ADDR_WIDTH = 32,           // Ancho de direcci n del PC
5     parameter MEM_DEPTH = 1024           // Profundidad (4 renglones: 0,1,2,3)
6 )
7     input logic clk,
8     input logic w_en,                    // Write Enable desde CU
9     input logic [ADDR_WIDTH-1:0] wr_addr, // Address
10    input logic [DATA_WIDTH-1:0] data_in,  // Write data de memoria de datos
11    output logic [DATA_WIDTH-1:0] rd_data  // Read Data (Dato de salida) de
        memoria de datos
12 );
13
14 // Memoria de 32 bits y 1024 renglones
15 logic [DATA_WIDTH-1:0] ram [0:MEM_DEPTH-1];
16
17 // Lectura debe de ser combinacional
18 assign rd_data = ram[wr_addr[ADDR_WIDTH-1:2]];
19
20 // 1. Inicializaci n (Limpieza)
21 initial begin
22     for (int i=0; i<MEM_DEPTH; i++)
23         ram[i] = {DATA_WIDTH{1'b0}};
24 end
25
26 // Escritura debe de ser secuencial
27 always_ff (posedge clk) begin
28     if (w_en) begin
29         ram[wr_addr[ADDR_WIDTH-1:2]] <= data_in; //si WE es 1, se escribe
            en la ram el valor
30     end
31 end
32 endmodule
```

Listing 11: Memoria de datos

## Ap ndice G: RTL de UART

```
1 module uart_top (
2     input logic clk,
3     input logic arst_n,
4     input logic rx,
5     input logic next_program,
6     input logic [BAUD_SEL_SIZE - 1 : 0] baud_sel,
7     input logic [ADDR_WIDTH - 1 : 0] rdaddr,
8     output logic prog_rdy,
9     output logic rx_done,
10    output logic [DATA_WIDTH - 1 : 0] data_out,
11    output logic [((DATA_WIDTH / 4) * 7) - 1 : 0] display,
12    output logic [DATA_WIDTH - 1 : 0] read_data,
13    output logic tx,
14    output logic ready,
15    output logic [3:0] state,
16    output logic busy,
17    output logic tx_done,
18    input logic tx_start
19 );
20
21 logic tick;
22 logic inst_rdy;
23 logic [BYTE_WIDTH - 1 : 0] uart_byte;
24 logic [ADDR_WIDTH - 1 : 0] wr_addr;
25 logic [BYTE_WIDTH - 1 : 0] n_instructions;
26
27 shift_register_fsm #(.BYTE_WIDTH(BYTE_WIDTH), .ADDR_WIDTH(ADDR_WIDTH))
28     shift_register_fsm_i(
29         .clk (clk),
30         .arst_n (arst_n),
31         .next_program(next_program),
32         .w_en (rx_done), // input write enable coming from uart rx_done
33         .data_in (uart_byte), // data_in coming from uart data_out port
34         .data_out (data_out), // data out to be written in the program memory after
35                             // receiving 4 bytes from uart
36         .wr_addr (wr_addr), // write address for the memory
37         .inst_rdy (inst_rdy), // flag to indicate that a instruction is ready, this is
38                             // the write enable for the memory
39         .n_instructions(n_instructions),
40         .busy(busy),
41         .state(state),
42         .ready(ready),
43         .prog_rdy (prog_rdy) // flag to indicate that the program has been initialized
44                             // into the memory
45     );
46
47 baud_rate_generator #(.CLK_FREQ(CLK_FREQ)) baud_rate_generator_i(
48     .clk(clk),
49     .arst_n(arst_n),
50     .tick(tick),
51     .baud_sel(baud_sel)
52 );
53
54 transmitter #(.BYTE_WIDTH(BYTE_WIDTH)) transmitter_i(
55     .clk(clk),
56     .arst_n(arst_n),
57     .data_in(8'd10),
58     .tick(tick),
59     .tx_start(rx_done),
60     .tx(tx),
61     .tx_done(tx_done)
```

```

59 );
60
61 display_7_segments #(.DATA_WIDTH(DATA_WIDTH)) display_7_segments_i(
62     .data_in (read_data),
63     .display (display)
64 );
65
66 receiver #(.BYTE_WIDTH(BYTE_WIDTH)) receiver_i(
67     .clk(clk),
68     .arst_n(arst_n),
69     .tick(tick),
70     .rx(rx), // RX CONNECTED TO THE TX FROM THE TRANSMITTER MODULE
71     .rx_done(rx_done),
72     .data_out(uart_byte)
73 );
74
75 instruction_memory #(.BYTE_WIDTH(BYTE_WIDTH), .ADDR_WIDTH(ADDR_WIDTH), .MEM_DEPTH(
76     MEM_DEPTH), .DATA_WIDTH(DATA_WIDTH)) instruction_memory_i(
77     .clk(clk),
78     .rd_addr(rdaddr),
79     .rd_data(read_data),
80     .data_in(data_out),
81     .wr_addr(wr_addr),
82     .w_en(inst_rdy)
83 );
84
85 endmodule

```

Listing 12: Módulo uart\_top

```

1 module baud_rate_generator #(parameter CLK_FREQ =50_000_000)(
2     input logic      clk,
3     input logic      arst_n,
4     input logic [3:0] baud_sel,
5     output logic      tick
6 );
7
8 /*
9 localparam int BAUD_TABLE [0:12] = {
10     1200,
11     2400,
12     4800,
13     9600,
14     19200,
15     28800,
16     38400,
17     57600,
18     76800,
19     115200,
20     230400,
21     460800,
22     921600
23 };
24
25 */
26
27 logic [31:0] counter_max;
28 logic [31:0] counter;
29
30 /*
31 always_comb begin
32     if (baud_sel <= 4'd12)
33         counter_max = (CLK_FREQ / (BAUD_TABLE[baud_sel] * 16)) - 1;
34

```

```

35     else
36         counter_max = (CLK_FREQ / (BAUD_TABLE[0] * 16)) - 1; // default
37     end
38     */
39
40     assign counter_max = (CLK_FREQ / (9600 * 16));
41
42     always_ff (posedge clk or negedge arst_n) begin
43         if(!arst_n) begin
44             tick     <= 1'b0;
45             counter <= 32'd0;
46         end else begin
47             if (counter == counter_max) begin
48                 counter <= 32'd0;
49                 tick     <= 1'b1;
50             end else begin
51                 counter <= counter + 1;
52                 tick     <= 1'b0;
53             end
54         end
55     end
56
57 endmodule

```

Listing 13: Módulo baud\_rate\_generator

```

1  module receiver #(parameter BYTE_WIDTH = 8)(
2  input logic clk,
3  input logic arst_n,
4  input logic tick, // TICK COMING FROM THE BAUD RATE GENERATOR
5  input logic rx, // INPUT SERIAL COMING FROM THE TRANSMITTER TX
6  output logic rx_done, // DONE SIGNAL TO INDICATE THAT THE BYTE HAS BEEN RECEIVED
7  output logic [BYTE_WIDTH - 1 : 0] data_out // OUPUT SIGNAL FOR THE BYTE RECEIVED
8  );
9
10 localparam BIT_SAMPLING = 15;
11 localparam HALFBIT_SAMPLING = 7;
12
13 logic [4:0] nbits;
14 logic [4:0] nbits_next;
15 logic [4:0] oversampling_count;
16 logic [4:0] oversampling_count_next;
17 logic [BYTE_WIDTH - 1 : 0] data_out_reg;
18 logic [BYTE_WIDTH - 1 : 0] data_out_reg_next;
19 logic rx_done_next;
20
21 typedef enum logic [2:0] {IDLE = 3'b000, START = 3'b001, DATA = 3'b010, STOP = 3'b011
22     } state_type;
23
24 state_type state_reg, state_next;
25
26 always_ff (posedge clk or negedge arst_n) begin
27     if(!arst_n) begin
28         state_reg <= IDLE;
29     end else begin
30         oversampling_count <= oversampling_count_next;
31         state_reg <= state_next;
32         nbits <= nbits_next;
33         data_out_reg <= data_out_reg_next;
34         rx_done <= rx_done_next;
35     end
36 end
37
38 always_comb begin
39     oversampling_count_next = oversampling_count;

```

```

39     nbits_next          = nbits;
40     data_out_reg_next   = data_out_reg;
41     state_next          = state_reg;
42     rx_done_next = 1'b0;
43
44     case(state_reg)
45         IDLE: begin
46             rx_done_next = 1'b0;
47             oversampling_count_next = '0;
48             data_out_reg_next   = data_out_reg;
49             nbits_next          = '0;
50             if (!rx) begin
51                 data_out_reg_next = '0;
52                 state_next = START;
53             end
54         end
55
56         START: begin
57             if (tick) begin
58                 if (oversampling_count == BIT_SAMPLING) begin
59                     oversampling_count_next = '0;
60                     nbits_next = '0;
61                     data_out_reg_next = '0;
62                     state_next = DATA;
63                 end else begin
64                     oversampling_count_next = oversampling_count + 1'b1;
65                     if (oversampling_count == HALFBIT_SAMPLING) begin
66                         state_next = (!rx) ? START : IDLE;
67                     end
68                 end
69             end
70         end
71
72         DATA: begin
73             if (tick) begin
74                 if (oversampling_count == BIT_SAMPLING) begin
75                     oversampling_count_next = '0;
76                     if (nbits == (BYTE_WIDTH - 1'b1)) begin
77                         state_next = STOP;
78                     end else begin
79                         nbits_next = nbits + 1'b1;
80                     end
81                 end else begin
82                     oversampling_count_next = oversampling_count + 1'b1;
83                     if (oversampling_count == HALFBIT_SAMPLING) begin
84                         data_out_reg_next = {rx, data_out_reg[BYTE_WIDTH-1:1]};
85                     end
86                 end
87             end
88         end
89
90         STOP: begin
91             if (tick) begin
92                 if (rx) begin
93                     if (oversampling_count == BIT_SAMPLING) begin
94                         state_next = IDLE;
95                         oversampling_count_next = '0;
96                     end else begin
97                         oversampling_count_next = oversampling_count + 1'b1;
98                     end
99                     if (oversampling_count == HALFBIT_SAMPLING) begin
100                         rx_done_next = 1'b1;
101                     end
102                 end else begin
103                     state_next = IDLE;

```



```

104         oversampling_count_next = '0;
105     end
106 end
107 end
108
109 endcase
110 end
111
112 assign data_out = data_out_reg;
113
114 endmodule

```

Listing 14: Módulo receiver

```

1 module shift_register_fsm#(parameter DATA_WIDTH = 32, parameter BYTE_WIDTH = 8,
2     parameter ADDR_WIDTH = 10)(
3     input logic clk,
4     input logic arst_n,
5     input logic next_program,
6     input logic w_en, // input write enable coming from uart rx_done
7     input logic [BYTE_WIDTH - 1 : 0] data_in, // data_in coming from uart data_out
8     port
9     output logic [DATA_WIDTH - 1 : 0] data_out, // data out to be written in the
10         program memory after receiving 4 bytes from uart
11     output logic [ADDR_WIDTH - 1 : 0] wr_addr, // write address for the memory
12     output logic inst_rdy, // flag to indicate that a instruction is ready, this is
13         the write enable for the memory
14     output logic [BYTE_WIDTH - 1 : 0] n_instructions,
15     output logic busy,
16     output logic [3:0] state,
17     output logic ready,
18     output logic prog_rdy // flag to indicate that the program has been initialized
19         into the memory
20 );
21
22 // internal counters
23 logic [BYTE_WIDTH - 1 : 0] n_of_instructions;
24 logic [BYTE_WIDTH - 1 : 0] n_of_instructions_next;
25
26 logic [ADDR_WIDTH - 1 : 0] instruction_counter;
27 logic [ADDR_WIDTH - 1 : 0] instruction_counter_next;
28
29 logic [DATA_WIDTH - 1 : 0] temp_data_out;
30 logic [DATA_WIDTH - 1 : 0] temp_data_out_next;
31
32 logic [BYTE_WIDTH - 1 : 0] received_byte;
33
34 // states for the fsm
35 typedef enum logic [3:0]{
36     WAIT_PARAMS = 4'b0000,
37     WAIT_BYTE0 = 4'b0001,
38     WAIT_BYTE1 = 4'b0010,
39     WAIT_BYTE2 = 4'b0011,
40     WAIT_BYTE3 = 4'b0100,
41     WRITE_INSTRUCTION = 4'b0101,
42     DONE = 4'b0110,
43     CLEAN_MEMORY = 4'b0111
44 } state_type;
45
46 state_type state_reg, state_next;
47
48 // reset all the signals and assign the next state sequential logic
49 always_ff(posedge clk or negedge arst_n) begin
50     if(!arst_n) begin

```

```

47     state_reg <= WAIT_PARAMS;
48     instruction_counter <= '0;
49     n_of_instructions <= '0;
50     temp_data_out <= '0;
51 end else begin
52     state_reg <= state_next;
53     instruction_counter <= instruction_counter_next;
54     n_of_instructions <= n_of_instructions_next;
55     temp_data_out <= temp_data_out_next;
56 end
57 end
58
59 always_comb begin
60     //prog_rdy = 1'b0; // flag for program initialized set to 0
61     n_of_instructions_next = n_of_instructions; // default value
62     state_next = state_reg; // default state for state_next
63     instruction_counter_next = instruction_counter; // default value
64     temp_data_out_next = temp_data_out; // default value
65
66     case(state_reg)
67
68         WAIT_PARAMS: begin // receive a byte from the uart to define the number of
69             instructions to write into the memory
70             if(w_en) begin
71                 n_of_instructions_next = data_in;
72                 instruction_counter_next = '0;
73                 temp_data_out_next = '0;
74                 state_next = WAIT_BYTE0;
75             end else begin
76                 state_next = state_reg;
77                 n_of_instructions_next = n_of_instructions;
78             end
79         end
80
81         WAIT_BYTE0: begin // receive the 1st byte of the instruction
82             if(w_en) begin
83                 temp_data_out_next = '0;
84                 temp_data_out_next[7:0] = data_in;
85                 state_next = WAIT_BYTE1;
86             end else begin
87                 state_next = state_reg;
88             end
89         end
90
91         WAIT_BYTE1: begin // receive the 2nd byte of the instruction
92             if(w_en) begin
93                 temp_data_out_next[15:8] = data_in;
94                 state_next = WAIT_BYTE2;
95             end else begin
96                 state_next = state_reg;
97             end
98         end
99
100        WAIT_BYTE2: begin // receive the 3rd byte of the instruction
101            if(w_en) begin
102                temp_data_out_next[23:16] = data_in;
103                state_next = WAIT_BYTE3;
104            end else begin
105                state_next = state_reg;
106            end
107        end
108
109        WAIT_BYTE3: begin // receive the 4th and last byte of the instruction
110            if(w_en) begin
111                temp_data_out_next[31:24] = data_in;

```

```

111         state_next = WRITE_INSTRUCTION;
112     end else begin
113         state_next = state_reg;
114     end
115 end
116
117 WRITE_INSTRUCTION: begin // state to write instruction once the shifter has
118     received 4 bytes = 32 bits instruction
119     if(instruction_counter == ((n_of_instructions - 1) * 4)) begin
120         state_next = DONE;
121     end else begin
122         instruction_counter_next = instruction_counter + 3'd4;
123         state_next = WAIT_BYTE0;
124     end
125 end
126
127 DONE: begin // done state to set program ready flag to 1
128     instruction_counter_next = '0;
129     temp_data_out_next = {DATA_WIDTH{1'b0}};
130     if(next_program) begin
131         state_next = CLEAN_MEMORY;
132     end else begin
133         state_next = DONE;
134     end
135 end
136
137 CLEAN_MEMORY: begin
138     temp_data_out_next = {DATA_WIDTH{1'b0}};
139     if(instruction_counter == ((n_of_instructions - 1) * 4)) begin
140         state_next = WAIT_PARAMS;
141         n_of_instructions_next = '0;
142     end else begin
143         instruction_counter_next = instruction_counter + 3'd4;
144         state_next = state_reg;
145     end
146 end
147
148 endcase
149 end
150
151 assign prog_rdy = (state_reg == DONE);
152 assign inst_rdy = (state_reg == WRITE_INSTRUCTION) || (state_reg == CLEAN_MEMORY);
153 assign data_out = temp_data_out;
154 assign wr_addr = instruction_counter;
155 assign state = state_reg;
156 assign n_instructions = n_of_instructions;
157 assign ready = (state_reg == WAIT_PARAMS);
158 assign busy = ~ready;
159 endmodule

```

Listing 15: Módulo shift\_register\_fsm

```

1 import serial
2 import time
3
4 imm = int(input("Enter the # iteration for the fibonacci series: "))
5
6 def fibonacci(n):
7     serie = [0, 1]
8     for _ in range(2, n):
9         serie.append(serie[-1] + serie[-2])
10
11     hex_result = format(serie[n-1], 'x')
12     print(f"El resultado de la serie Fibonacci para el numero ingresado es: Hex: {

```

```

        hex_result}, int: {serie[-1]}")
13     serie = [0, 1]
14     return None
15
16 fibonacci(imm)
17
18 port = 'COM4'
19 baudrate = 9600
20 timeout = 1
21
22 # Rango del inmediato que quieres enviar
23 IMM_START = 0x0000
24 IMM_END = 0x00FF # cambialo al rango que necesites
25
26 try:
27     ser = serial.Serial(port, baudrate, timeout=timeout)
28     time.sleep(0.05)
29
30     # Separar el inmediato en dos bytes (little-endian)
31     imm_high = (imm & 0x0F) << 4 # LSB
32     imm_low = (imm >> 4) & 0xFF # MSB
33
34     # Construye payload dinamico
35     payload = [
36         bytes([0x13, 0x05, 0x00, 0x00]),
37         bytes([0x93, 0x05, 0x10, 0x00]),
38         bytes([0x13, 0x06, imm_high, imm_low]), # <- SE ACTUALIZA AQUI
39         bytes([0x63, 0x0C, 0x06, 0x00]),
40         bytes([0xB3, 0x02, 0xB5, 0x00]),
41         bytes([0x13, 0x85, 0x05, 0x00]),
42         bytes([0x93, 0x85, 0x02, 0x00]),
43         bytes([0x13, 0x06, 0xF6, 0xFF]),
44         bytes([0x6F, 0xF0, 0xDF, 0xFE]),
45         bytes([0x6F, 0x00, 0x00, 0x00])
46     ]
47
48     print(f"\n== Enviando inmediato {hex(imm)} -> HIGH={hex(imm_high)}, LOW={hex(imm_low)} ==")
49
50     # Enviar numero de instrucciones (10 -> 0x0A)
51     n_instr = b'\x0A'
52     ser.write(n_instr)
53     time.sleep(0.005)
54
55     # Enviar instrucciones una por una
56     for frame in payload:
57         ser.write(frame)
58         print(f"Sent: {frame}")
59         time.sleep(0.005)
60
61     # Pausa opcional entre iteraciones
62     time.sleep(0.05)
63
64     ser.close()
65     print("Serial port closed.")
66
67 except Exception as e:
68     print("ERROR:", e)

```

Listing 16: Script en python para UART

## Apéndice H: Testbench del microprocesador

```
1
2 module microprocessor_tb ();
3
4 // 'include "defines.svh"
5
6 bit clk;
7 bit arst_n;
8
9 // para el testbench (randomizados)
10 logic [DIR_WIDTH-1:0] rd, rs1, rs2;
11 logic [12:0] imm_bq;
12 logic [20:0] imm_jal;
13
14 logic [DATA_WIDTH-1:0] instruction_tb, instruction_tb_addi, instruction_tb_add,
    instruction_tb_beq, instruction_tb_jal;
15 logic [DIR_WIDTH-1:0] rd_tb, rs1_tb, rs2_tb;
16 logic [11:0] imm_tb;
17
18 // para el BIND
19 logic [DATA_WIDTH-1:0] alu_result;
20 logic [DATA_WIDTH-1:0] pc_out, pc_imm; // Se ales para conectar al bind
21 logic memread, memwrite, memtoreg;
22
23 //CHECKS
24 logic [31:0] pc_before;
25 logic [31:0] imm_check;
26 logic [31:0] rd_expected;
27 logic [31:0] beq_taken;
28 logic [31:0] beq_notaken;
29 logic equal;
30 logic [6:0] count_add, count_addi, count_beq, count_jal, count_add_g,
    count_addi_g, count_beq_g, count_jal_g;
31
32 always #5ns clk = !clk;
33 assign #10ns arst_n = 1'b1;
34
35 microprocessor_if tbprocessor_if(clk, arst_n);
36 //microprocessor_top tbprocessor_top(clk, arst_n);
37
38 microprocessor_top microprocessor_i (
39     .clk(clk),
40     .arst_n(arst_n),
41     .prog_ready(1'b1),
42     .w_en(1'b0),
43     .instruction(tbprocessor_if.instruction)
44 );
45
46
47 'define MEM_PATH microprocessor_i.instruction_memory_i
48 'define ALU_PATH microprocessor_i.alu_i
49 'define BANK_REG_PATH microprocessor_i.prf_i
50 'define PC_PATH microprocessor_i.pc_i
51 'define IMM_GEN_PATH microprocessor_i.imm_gen_i
52 'define MUX_IMM_PATH microprocessor_i.mux_imm_gen_i
53 'define MUX_PC_PATH microprocessor_i.mux_pc_i
54 'define CU_PATH microprocessor_i.control_unit_i
55 'define BRANCH_PATH microprocessor_i.branch_i
56
57 typedef enum bit [6:0] {
58     addi = 7'b0010011,
59     add = 7'b0110011,
60     beq = 7'b1100011,
```

```

61     jal = 7'b1101111
62 } operation;
63
64 operation current_instruction;
65
66 initial begin
67     count_add = 0; count_addi = 0; count_beq = 0; count_jal = 0;
68     count_add_g = 0; count_addi_g = 0; count_beq_g = 0; count_jal_g = 0;
69
70     wait (arst_n);
71     $display("--- Decodificador de Instrucciones (RISC-V Opcode) ---");
72
73     repeat (100) (posedge clk) begin
74         randcase
75         1 : begin // ADDI
76             instruction_tb_addi = '0; instruction_tb_add = '0; instruction_tb_beq = '0;
77             instruction_tb_jal = '0;
78             std::randomize(rd,rs1);
79             tbprocessor_if.write_addi_instr(rd,rs1);
80             current_instruction = tbprocessor_if.instruction[6:0];
81             rd_tb = tbprocessor_if.instruction[11:7];
82             rs1_tb = tbprocessor_if.instruction[19:15];
83             imm_tb = tbprocessor_if.instruction[DATA_WIDTH-1:DATA_WIDTH-12];
84             instruction_tb_addi = tbprocessor_if.instruction;
85             count_addi = count_addi + 1;
86             (posedge clk); // Esperamos un ciclo
87             //if ('ALU_PATH.alu_result != ('ALU_PATH.operand1 + 'ALU_PATH.
88             //    operand2)) begin
89             //    $error("ERROR EN ADDI!! ALU: esperado %0d + %0d = %0d,
90             //        obtenido = %0d",
91             //        'ALU_PATH.operand1, 'ALU_PATH.operand2,
92             //        'ALU_PATH.operand1 + 'ALU_PATH.operand2, 'ALU_PATH.
93             //        alu_result);
94             //end
95             //if ('BANK_REG_PATH.write_dir != rd) begin
96             //    $error("ERROR EN ADDI!! Direcci n esperada = %0d, direcci n
97             //        escrita = %0d",
98             //        rd, 'BANK_REG_PATH.write_dir);
99             //end else begin
100             //count_addi_g = count_addi_g + 1;
101             //end
102         end
103
104         1 : begin // ADD
105             instruction_tb_addi = '0; instruction_tb_add = '0; instruction_tb_beq = '0;
106             instruction_tb_jal = '0;
107             std::randomize(rs1,rs2,rd);
108             tbprocessor_if.write_add_instr(rs1,rs2,rd);
109             current_instruction = tbprocessor_if.instruction[6:0];
110             rd_tb = tbprocessor_if.instruction[11:7];
111             rs1_tb = tbprocessor_if.instruction[19:15];
112             rs2_tb = tbprocessor_if.instruction[24:20];
113             instruction_tb_add = tbprocessor_if.instruction;
114             count_add = count_add + 1;
115             (posedge clk);
116             //if ('ALU_PATH.alu_result != ('ALU_PATH.operand1 + 'ALU_PATH.
117             //    operand2)) begin
118             //    $error("ERROR EN ADD!! ALU: esperado %0d + %0d = %0d, obtenido %0
119             //        d",
120             //        'ALU_PATH.operand1, 'ALU_PATH.operand2,
121             //        'ALU_PATH.operand1 + 'ALU_PATH.operand2, 'ALU_PATH.
122             //        alu_result);
123             //end
124             //if ('BANK_REG_PATH.write_dir != rd) begin

```

```

116          // $error("ERROR EN ADD!! Direcci n esperada = %0d, direcci n
          escrita = %0d",
117          rd, 'BANK_REG_PATH.write_dir);
118          //end else begin
119          //count_add_g = count_add_g + 1;
120          //end
121      end
122
123
124      1 : begin //BEQ
125      instruction_tb_addi = '0; instruction_tb_add = '0; instruction_tb_beq = '0;
126      instruction_tb_jal = '0;
127      std::randomize(rs1,rs2,imm_bq);
128      tbprocessor_if.write_beq_instr(rs1,rs2,imm_bq);
129      current_instruction = tbprocessor_if.instruction[6:0];
130      rs1_tb = tbprocessor_if.instruction[19:15];
131      rs2_tb = tbprocessor_if.instruction[24:20];
132      instruction_tb_beq = tbprocessor_if.instruction;
133      pc_before = $signed('PC_PATH.pc_out);
134      equal = (rs1 == rs2);
135      imm_check = $signed({imm_bq[12], imm_bq[10:5], imm_bq[4:1], imm_bq
136      [11], 1'b0});
137      beq_taken = $signed(pc_before) + imm_check;
138      beq_notaken = $signed(pc_before) + 4;
139      rd_expected = equal ? $signed(beq_taken) : $signed(beq_notaken);
140      count_beq = count_beq + 1;
141      (posedge clk);
142      //if ($signed('PC_PATH.pc_out) != $signed(rd_expected)) begin
143      // $error("ERROR BEQ FALL !\n PC actual = %d \n PC anterior
144      = %d \n %d, %d -> condici n: %0s\n Inmediato B = %0d (%b)
145      \n Esperado = %d (%0s)",
146      // $signed('PC_PATH.pc_out), $signed(pc_before),
147      // rs1, rs2, equal ? "IGUALES -> TOMADO" : "DIFERENTES -> NO
148      TOMADO",
149      // $signed(imm_check), $signed(imm_bq),
150      // $signed(rd_expected),
151      // equal ? "SALTO TOMADO" : "SALTO NO TOMADO");
152      //end else begin
153      // count_beq_g = count_beq_g + 1;
154      //end
155
156      end
157
158      5 : begin //JAL
159      instruction_tb_addi = '0; instruction_tb_add = '0; instruction_tb_beq = '0;
160      instruction_tb_jal = '0;
161      std::randomize(rd,imm_jal);
162      tbprocessor_if.write_jal_instr (rd,imm_jal);
163      current_instruction = tbprocessor_if.instruction[6:0];
164      rd_tb = tbprocessor_if.instruction[11:7];
165      instruction_tb_jal = tbprocessor_if.instruction;
166      pc_before = $signed('PC_PATH.pc_out);
167      imm_check = $signed({{12{imm_jal[20]}}, imm_jal[20:0], 1'b0});
168      rd_expected = $signed(pc_before) + $signed(imm_check);
169      count_jal = count_jal + 1;
170      (posedge clk);
171      //if ($signed('PC_PATH.pc_out) != $signed(rd_expected)) begin
172      // $error("ERROR JAL: Salto incorrecto!\n PC actual = %d\n
173      Esperado = PC(%d) + imm(%0d) = %d",
174      // $signed('PC_PATH.pc_out), $signed(pc_before), $signed(
175      imm_check), $signed(rd_expected));
176      //end
177      //if ($signed('BANK_REG_PATH.write_dir) != $signed(rd_expected))
178      begin
179      // $error("ERROR JAL: write_dir = %0d, esperado rd=%0d", $signed('
180      BANK_REG_PATH.write_dir), $signed(rd_expected));

```

```

170         //end
171         //if ($signed('BANK_REG_PATH.write_data') != $signed(pc_before) + 4)
172         begin
173             // $error("ERROR JAL: No guard PC+4 en rd!\n Escrito = %d\n
174             Esperado = PC+4 = %d",
175             // $signed('BANK_REG_PATH.write_data'), $signed(pc_before) +
176             4);
177         //end else begin
178         // count_jal_g = count_jal_g + 1;
179         //end
180     end
181 endcase
182 end
183 $display("TOTAL DE OPERACIONES = %d \n ADD = %d Sin errores = %d \n ADDI = %d
184 Sin errores = %d \n BEQ = %d Sin errores = %d \n JAL = %d Sin
185 errores = %d ", count_add+count_addi+count_beq+count_jal, count_add, count_add_g
186 , count_addi, count_addi_g, count_beq, count_beq_g, count_jal, count_jal_g);
187 end
188
189 initial begin // Initial block to open shared memory and probe signals
190     $shm_open("shm_db");
191     $shm_probe("ASMTR");
192 end
193
194 initial begin // Timeout thread
195     #1ms;
196     $finish;
197 end
198
199 logic probe_signal_beq;
200 logic [31:0] probe1, probe2;
201 assign probe1 = microprocessor_i.prf_i.prf[rs1];
202 assign probe2 = microprocessor_i.prf_i.prf[rs2];
203 assign probe_signal_beq = microprocessor_i.prf_i.prf[rs1] == microprocessor_i.
204 prf_i.prf[rs2];
205
206 //ADDI
207 // Comprueba que si rd = 0, se escribe 0. Si rd != 0, se escribe rs1_val_expected
208 // + Inmediato.
209 'AST(uC, instruction_tb_addi,
210 current_instruction == OPCODE_I_TYPE[6:0] |>,
211 $past(rd_tb) == 5'd0 ?
212 // Caso: rd es X0 (debe escribir 0)
213 $signed('BANK_REG_PATH.prf[$past(rd_tb)]) == 32'd0 :
214 // Caso: rd es un registro v lido (debe escribir la suma)
215 $signed('BANK_REG_PATH.prf[$past(rd_tb)]) == (
216 // rs1_val: Si rs1 == 0, se usa 0; si no, se usa el valor le do
217 ($past(rs1_tb) == 5'd0 ? 32'd0 : $past($signed('BANK_REG_PATH.
218 read_data1)))
219 + $past($signed('IMM_GEN_PATH.imm_out))
220 )
221 )
222
223 // ADD
224 // Comprueba que si rd = 0, se escribe 0. Si rd != 0, se escribe rs1_val_expected
225 // + rs2_val_expected.
226 'AST(uC, instruction_tb_add,
227 current_instruction == OPCODE_R_TYPE[6:0] |>,
228 $past(rd_tb) == 5'd0 ?
229 // Caso: rd es X0 (debe escribir 0)

```



```

225     $signed('BANK_REG_PATH.prf[$past(rd_tb)]) == 32'd0 :
226     // Caso: rd es un registro v lido (debe escribir la suma de los
227     // operandos corregidos)
228     $signed('BANK_REG_PATH.prf[$past(rd_tb)]) == (
229         // rs1_val: Si rs1 == 0, se usa 0; si no, se usa read_data1
230         ($past(rs1_tb) == 5'd0 ? 32'd0 : $past($signed('BANK_REG_PATH.
231         read_data1)))
232         +
233         // rs2_val: Si rs2 == 0, se usa 0; si no, se usa read_data2
234         ($past(rs2_tb) == 5'd0 ? 32'd0 : $past($signed('BANK_REG_PATH.
235         read_data2)))
236     )
237 )
238 //BEQ
239 'AST(uC, instruction_tb_beq,
240     current_instruction == OPCODE_B_TYPE[6:0] |>,
241     $past('BRANCH_PATH.rs_1) == $past('BRANCH_PATH.rs_2) ?
242     $signed(microprocessor_i.pc_i.pc_in) == $past(microprocessor_i.pc_i.pc_out) +
243     $past('IMM_GEN_PATH.imm_out) : // branch taken
244     $signed(microprocessor_i.pc_i.pc_in) == $past(microprocessor_i.pc_i.pc_out) +
245     32'd4 // branch not taken
246 )
247 // JAL
248 // Salto del PC
249 'AST(uC, instruction_tb_jal,
250     current_instruction[6:0] == OPCODE_J_TYPE[6:0] |>,
251     microprocessor_i.pc_i.pc_in == $past(microprocessor_i.pc_i.pc_out +
252     microprocessor_i.imm_gen_i.imm_out)
253 )

```

Listing 17: Testbench para Microprocesador