

UART Specifications

Draft

Contents

Index	1
1 Introduction	3
2 UART (Universal Asynchronous Receiver Transmitter)	3
2.1 UART Specifications	3
2.2 UART Top Diagram	4
2.3 Overview	4
2.4 UART Microarchitecture	4
2.5 UART Top Module – Port Description	5
2.6 baud_rate_generator – Specifications	5
2.7 baud_rate_generator – Port Description	5
2.8 transmitter – Specifications	5
2.9 transmitter – Port Description	6
2.10 receiver – Specifications	6
2.11 receiver – Port Description	6
2.12 RTL Snippet	6
Draft	
3 Appendix A: RTL Modules - UART	8
Appendix A: UART RTL Modules	8
3.1 baud_rate_generator - module	8
3.2 receiver - module	8
3.3 transmitter - module	11
3.4 uart top - module	13
3.5 uart top testbench - module	14
List of Figures	
1 Diagram UART Top.	4
2 UART uA.	4

Glossary

- **MSB (Most Significant Bit)** — The bit in a binary number with the highest positional value. For example, in an 8-bit value, bit 7 is the MSB.
- **LSB (Least Significant Bit)** — The bit in a binary number with the lowest positional value. For the same 8-bit value, bit 0 is the LSB.
- **Tile** — A modular RTL block that implements a specific functionality and follows a standardized interface for integration into larger chip architectures. Designed for reuse and scalability in SoC designs.
- **Register** — A storage element in hardware that holds a value across clock cycles. Registers are used to store inputs, outputs, intermediate results, and control signals.
- **FSM (Finite State Machine)** — A logic-based control structure that transitions between a finite set of states based on inputs and internal conditions.
- **UART (Universal Asynchronous Receiver Transmitter)** -

Draft

1 Introduction

The following sections present the main specifications of the UART module.

- An overview of its functionality.
- Port conventions and signal descriptions.
- RTL code snippets for reference.
- A diagram illustrating its internal structure and operation.

2 UART (Universal Asynchronous Receiver Transmitter)

2.1 UART Specifications

The UART module implements an asynchronous serial communication interface with the following characteristics:

- Communication mode: Asynchronous
- Oversampling: 16x
- Frame format:
 - 1 Start bit
 - 8 Data bits (LSB first)
 - 1 Stop bit
 - No parity
- Baud rate: Configurable through the baud rate generator
- Full-duplex internal structure (independent transmitter and receiver)

2.2 UART Top Diagram




Figure 1: Diagram UART Top.

2.3 Overview

2.4 UART Microarchitecture




Figure 2: UART uA.

2.5 UART Top Module – Port Description

Port	Width	Direction	Description
clk	1	Input	System clock input. Used as the main clock domain for the UART logic.
rst_n	1	Input	Asynchronous active-low reset. Resets all internal registers and FSMs.
data_in	8	Input	Parallel input data byte to be transmitted by the UART transmitter.
tx_start	1	Input	Control signal to initiate a transmission. When asserted, the byte in data.in is transmitted.
tx_done	1	Output	Indicates that the transmission of the current byte has completed.
rx_done	1	Output	Indicates that a complete byte has been successfully received.
data_out	8	Output	Parallel output data byte received by the UART receiver.

2.6 baud_rate_generator – Specifications

The baud rate generator produces a periodic tick signal used to synchronize the UART transmitter and receiver.

- Oversampling factor: 16x
- Tick frequency: Baud rate \times 16 Draft
- Configurable through the CLK_FREQ parameter

2.7 baud_rate_generator – Port Description

Port	Width	Direction	Description
clk	1	Input	System clock input.
rst_n	1	Input	Asynchronous active-low reset.
tick	1	Output	Baud tick signal used for UART oversampling (16x baud rate).

2.8 transmitter – Specifications

The transmitter module serializes parallel input data and transmits it following the UART frame format.

- Frame format: 1 start bit, 8 data bits, 1 stop bit
- Data transmission order: LSB first
- Controlled by a finite state machine (FSM)
- Transmission synchronized by a 16x oversampling tick

2.9 transmitter – Port Description

Port	Width	Direction	Description
clk	1	Input	System clock input.
arst_n	1	Input	Asynchronous active-low reset.
data_in	8	Input	Parallel input data byte to be transmitted.
tick	1	Input	Oversampling tick from the baud rate generator.
tx_start	1	Input	Starts the transmission process.
tx	1	Output	Serial data output line.
tx_done	1	Output	Indicates completion of the byte transmission.

2.10 receiver – Specifications

The receiver module deserializes incoming serial data and reconstructs parallel data bytes.

- Frame format: 1 start bit, 8 data bits, 1 stop bit
- Data reception order: LSB first
- Oversampling factor: 16x
- Mid-bit sampling for data stability
- Finite state machine-based control

2.11 receiver – Port Description Draft

Port	Width	Direction	Description
clk	1	Input	System clock input.
arst_n	1	Input	Asynchronous active-low reset.
tick	1	Input	Oversampling tick from the baud rate generator.
rx	1	Input	Serial input data line.
rx_done	1	Output	Indicates successful reception of a complete byte.
data_out	8	Output	Parallel output data byte.

2.12 RTL Snippet

```
1 `timescale 1ns / 1ps
2 ///////////////////////////////////////////////////////////////////
3 // Company:
4 // Engineer: Manuel Enrique Rivera Acosta
5 //
6 // Create Date: 10/28/2025 12:14:17 PM
7 // Design Name:
8 // Module Name: uart_top
9 ///////////////////////////////////////////////////////////////////
10
11 module uart_top #(parameter CLK_FREQ = 100_000_000, BYTE_WIDTH = 8) (
12     input logic clk,
13     input logic arst_n,
14     input logic [BYTE_WIDTH - 1 : 0] data_in,
15     input logic tx_start,
```

```

16     output logic tx_done,
17     output logic rx_done,
18     output logic [BYTE_WIDTH - 1 : 0] data_out
19 );
20
21 logic tick;
22 logic serial_data;
23
24 baud_rate_generator #(.CLK_FREQ(CLK_FREQ)) baud_rate_generator_i(
25     .clk(clk),
26     .arst_n(arst_n),
27     .tick(tick)
28 );
29
30 transmitter #(.BYTE_WIDTH(BYTE_WIDTH)) transmitter_i(
31     .clk(clk),
32     .arst_n(arst_n),
33     .data_in(data_in),
34     .tick(tick),
35     .tx_start(tx_start),
36     .tx(serial_data),
37     .tx_done(tx_done)
38 );
39
40 receiver #(.BYTE_WIDTH(BYTE_WIDTH)) receiver_i(
41 .clk(clk),
42 .arst_n(arst_n),
43 .tick(tick),
44 .rx(serial_data), // RX CONNECTED TO THE TX FROM THE TRANSMITTER MODULE Draft
45 .rx_done(rx_done),
46 .data_out(data_out)
47 );
48
49
50 endmodule

```

3 Appendix A: RTL Modules - UART

3.1 baud_rate_generator - module

```
1 `timescale 1ns / 1ps
2 //
3 // Company:
4 // Engineer: Manuel Enrique Rivera Acosta
5 //
6 // Create Date: 10/28/2025 11:14:06 AM
7 // Design Name:
8 // Module Name: baud_rate_generator
9 // Project Name:
10 //
11
12 module baud_rate_generator #(parameter CLK_FREQ =100_000_000)(
13     input  logic         clk,
14     input  logic         arst_n,
15     output logic        tick
16 );
17
18 logic [31:0] counter_max;
19 logic [31:0] counter;
20                                     Draft
21 assign counter_max = (CLK_FREQ / (9600 * 16));
22
23 always_ff @(posedge clk or negedge arst_n) begin
24     if(!rst_n) begin
25         tick    <= 1'b0;
26         counter <= 32'd0;
27     end else begin
28         if (counter == counter_max) begin
29             counter <= 32'd0;
30             tick    <= 1'b1;
31         end else begin
32             counter <= counter + 1;
33             tick    <= 1'b0;
34         end
35     end
36 end
37
38 endmodule
```

3.2 receiver - module

```
1 `timescale 1ns / 1ps
2 //
3 // Company:
```

```

4 // Engineer: Manuel Enrique Rivera Acosta
5 //
6 // Create Date: 10/28/2025 11:54:10 AM
7 // Design Name:
8 // Module Name: receiver
9 //
10 ///////////////////////////////////////////////////////////////////
11
12 module receiver #(parameter BYTE_WIDTH = 8)(
13     input logic clk,
14     input logic arst_n,
15     input logic tick, // TICK COMING FROM THE BAUD RATE GENERATOR
16     input logic rx, // INPUT SERIAL COMING FROM THE TRANSMITTER TX
17     output logic rx_done, // DONE SIGNAL TO INDICATE THAT THE BYTE HAS BEEN
18         RECEIVED
19     output logic [BYTE_WIDTH - 1 : 0] data_out // OUTPUT SIGNAL FOR THE BYTE
19     RECEIVED
20 );
21
22 localparam BIT_SAMPLING = 15;
23 localparam HALFBIT_SAMPLING = 7;
24
25 logic [4:0] nbits, nbits_next;
26 logic [4:0] oversampling_count, oversampling_count_next;
27 logic [BYTE_WIDTH - 1 : 0] data_out_reg, data_out_reg_next;
28 logic rx_done_next;
29
30 typedef enum logic [2:0] {IDLE = 3'b000, START = 3'b001, DATA = 3'b010, STOP =
30     3'b011} state_type;
31
32 state_type state_reg, state_next;
33
34 always_ff @(posedge clk or negedge arst_n) begin
35     if(!rst_n) begin
36         state_reg <= IDLE;
37     end else begin
38         oversampling_count <= oversampling_count_next;
39         state_reg <= state_next;
40         nbits <= nbits_next;
41         data_out_reg <= data_out_reg_next;
42         rx_done <= rx_done_next;
43     end
44 end
45
46 always_comb begin
47     oversampling_count_next = oversampling_count;
48     nbits_next = nbits;
49     data_out_reg_next = data_out_reg;
50     state_next = state_reg;
51     rx_done_next = rx_done;
52
53     case(state_reg)
54         IDLE: begin
55             rx_done_next = 1'b0;
56             oversampling_count_next = '0;

```

```

55     data_out_reg_next      = '0;
56     nbits_next            = '0;
57     if (!rx) begin
58         data_out_reg_next = '0;
59         state_next = START;
60             end
61     end
62
63     START: begin
64         if (tick) begin
65             if (oversampling_count == BIT_SAMPLING) begin
66                 oversampling_count_next = '0;
67                 nbits_next = '0;
68                 data_out_reg_next = '0;
69                 state_next = DATA;
70             end else begin
71                 oversampling_count_next = oversampling_count + 1'b1;
72                 if (oversampling_count == HALFBIT_SAMPLING) begin
73                     state_next = (!rx) ? START : IDLE;
74                         end
75                 end
76             end
77         end
78
79     DATA: begin
80         if (tick) begin
81             if (oversampling_count == BIT_SAMPLING) begin
82                 oversampling_count_next = '0;
83                 if (nbits == (BYTE_WIDTH - 1'b1)) begin
84                     state_next = STOP;
85                 end else begin
86                     nbits_next = nbits + 1'b1;
87                         end
88             end else begin
89                 oversampling_count_next = oversampling_count + 1'b1;
90                 if (oversampling_count == HALFBIT_SAMPLING) begin
91                     data_out_reg_next = {rx, data_out_reg[BYTE_WIDTH
92                         -1:1]};
93                         end
94             end
95         end
96
97     STOP: begin
98         if (tick) begin
99             if (rx) begin
100                 if (oversampling_count == BIT_SAMPLING) begin
101                     rx_done_next = 1'b1;
102                     state_next = IDLE;
103                     oversampling_count_next = '0;
104                 end else begin
105                     oversampling_count_next = oversampling_count + 1'b1;
106                 end
107             end else begin
108                 state_next = IDLE;
109                 oversampling_count_next = '0;

```

```

110         end
111     end
112   end
113   default: begin
114     state_next = state_reg;
115   end
116 endcase
117 end
118 assign data_out = data_out_reg;
119
120
121 endmodule

```

3.3 transmitter - module

```

1  `timescale 1ns / 1ps
2  //
3  ///////////////////////////////////////////////////////////////////
4 // Company:
5 // Engineer: Manuel Enrique Rivera Acosta
6 //
7 // Create Date: 10/28/2025 12:38:11 PM
8 // Design Name:
9 // Module Name: transmitter
10 // Project Name: Draft
11 //
12 ///////////////////////////////////////////////////////////////////
13
14 module transmitter #(parameter BYTE_WIDTH = 8)(
15   input logic clk, // clock signal
16   input logic arst_n, // asynchronous reset
17   input logic [BYTE_WIDTH - 1 : 0] data_in, // DATA_IN TO BE SENT TO THE
18   // RECEIVER MODULE BIT BY BIT THROUGH THE TX
19   input logic tick, // TICK COMING FROM THE BAUD RATE GENERATOR
20   input logic tx_start, // TX_START SIGNAL TO BEGIN THE BYTE TRANSMISSION
21   output logic tx, // SERIAL OUTPUT BIT TO TRANSMIT INTO THE RECEIVER RX
22   // INPUT SIGNAL
23   output logic tx_done // DONE SIGNAL INDICATING THAT THE BYTE HAS BEEN SENT
24 );
25
26 localparam BIT_SAMPLING = 15; // localparam for the oversampling counter of
27 // the uart x16
28
29 logic [BYTE_WIDTH - 1 : 0] shifted_data; // temporal register to store the
30 // data shifted to the tx
31 logic [BYTE_WIDTH - 1 : 0] shifted_data_next; // next-state temporal register
32 // shifted_data
33
34 logic [4:0] nbits; // variable to count the number of bits that has been sent
35 logic [4:0] nbits_next; // next-state nbits variable

```

```

32 logic [4:0] oversampling_count; // oversampling counter for the uart x16
33 logic [4:0] oversampling_count_next; // next-state oversampling counter
34
35 logic tx_done_next; // next-state tx_done signal (transmission done signal)
36 logic tx_next; // next-state tx signal (serial output bit)
37
38 typedef enum logic [2:0] {IDLE = 3'b000, START = 3'b001, DATA = 3'b010, STOP
39   = 3'b011} state_type;
40
41 state_type state_reg, state_next;
42
43 always_ff @(posedge clk or negedge arst_n) begin
44   if(!rst_n) begin
45     state_reg <= IDLE;
46   end else begin
47     state_reg <= state_next;
48     nbits <= nbits_next;
49     oversampling_count <= oversampling_count_next;
50     shifted_data <= shifted_data_next;
51     tx_done <= tx_done_next;
52     tx <= tx_next;
53   end
54 end
55
56 always_comb begin
57   state_next = state_reg;
58   nbits_next = nbits;
59   oversampling_count_next = oversampling_count;
60   shifted_data_next = shifted_dataDraft;
61   tx_done_next = tx_done;
62   tx_next = tx;
63
64   case(state_reg)
65
66     IDLE: begin
67       tx_done_next = 1'b0;
68       nbits_next = '0;
69       tx_next = 1'b1;
70       oversampling_count_next = '0;
71       if(tx_start) begin
72         shifted_data_next = data_in;
73         tx_next = 1'b0;
74         state_next = START;
75       end
76     end
77
78     START: begin
79       if(tick) begin
80         if(oversampling_count == BIT_SAMPLING) begin
81           oversampling_count_next = '0;
82           state_next = DATA;
83         end else begin
84           oversampling_count_next = oversampling_count + 1;
85         end
86       end
87     end
88   end
89 end

```

```

87
88     DATA: begin
89         tx_next = shifted_data[0];
90         if(tick) begin
91             if(oversampling_count == BIT_SAMPLING) begin
92                 shifted_data_next = {1'b0, shifted_data[7:1]};
93                 oversampling_count_next = '0;
94                 if(nbts == BYTE_WIDTH - 1) begin
95                     state_next = STOP;
96                 end else begin
97                     nbts_next = nbts + 1'b1;
98                 end
99             end else begin
100                oversampling_count_next = oversampling_count + 1;
101            end
102        end
103    end
104
105    STOP: begin
106        tx_next = 1'b1;
107        if(tick) begin
108            if(oversampling_count == BIT_SAMPLING) begin
109                state_next = IDLE;
110                tx_done_next = 1'b1;
111            end else begin
112                oversampling_count_next = oversampling_count + 1;
113                state_next = STOP;
114            end
115        end
116    end
117    default: begin
118        state_next = state_reg;
119    end
120 endcase
121 end
122
123 endmodule

```

3.4 uart top - module

```

1 `timescale 1ns / 1ps
2 //
3 // Company:
4 // Engineer: Manuel Enrique Rivera Acosta
5 //
6 // Create Date: 10/28/2025 12:14:17 PM
7 // Design Name:
8 // Module Name: uart_top
9 //
10
11 module uart_top #(parameter CLK_FREQ = 100_000_000, BYTE_WIDTH = 8) (

```

```

12     input logic clk,
13     input logic arst_n,
14     input logic [BYTE_WIDTH - 1 : 0] data_in,
15     input logic tx_start,
16     output logic tx_done,
17     output logic rx_done,
18     output logic [BYTE_WIDTH - 1 : 0] data_out
19 );
20
21 logic tick;
22 logic serial_data;
23
24 baud_rate_generator #(.CLK_FREQ(CLK_FREQ)) baud_rate_generator_i(
25     .clk(clk),
26     .arst_n(arst_n),
27     .tick(tick)
28 );
29
30 transmitter #(.BYTE_WIDTH(BYTE_WIDTH)) transmitter_i(
31     .clk(clk),
32     .arst_n(arst_n),
33     .data_in(data_in),
34     .tick(tick),
35     .tx_start(tx_start),
36     .tx(serial_data),
37     .tx_done(tx_done)
38 );
39
40 receiver #(.BYTE_WIDTH(BYTE_WIDTH)) receiver_i(
41     .clk(clk),
42     .arst_n(arst_n),
43     .tick(tick),
44     .rx(serial_data), // RX CONNECTED TO THE TX FROM THE TRANSMITTER MODULE
45     .rx_done(rx_done),
46     .data_out(data_out)
47 );
48
49
50 endmodule

```

3.5 uart top testbench - module

```

1 module uart_top_tb;
2
3 localparam BYTE_WIDTH = 8;
4
5 bit clk;
6 bit arst_n;
7 logic [BYTE_WIDTH - 1 : 0] data_in;
8 logic tx_start;
9 logic tx_done;
10 logic rx_done;
11 logic [BYTE_WIDTH - 1 : 0] data_out;
12
13 always #5ns clk = ~clk;

```

```

14 assign #50ns arst_n = 1'b1;
15
16 initial begin
17     data_in = '0;
18     tx_start = 1'b0;
19     repeat (10) begin
20         std::randomize(data_in);
21         #1ms;
22         @(posedge clk);
23         tx_start = 1'b1;
24         @(posedge clk);
25         tx_start = 1'b0;
26         @(posedge clk);
27         #1ms;
28     end
29 end
30
31 initial begin
32     #20ms;
33     $finish;
34 end
35
36 logic [7:0] data_in_temp;
37
38 always_ff @(posedge clk or negedge arst_n) begin
39     if (!rst_n)
40         data_in_temp <= '0;
41     else if (tx_start)
42         data_in_temp <= data_in;           Draft
43 end
44
45
46 uart_top uart_top_i(
47     .clk(clk),
48     .rst_n(arst_n),
49     .data_in(data_in),
50     .tx_start(tx_start),
51     .tx_done(tx_done),
52     .rx_done(rx_done),
53     .data_out(data_out)
54 );
55
56 assert property(
57     @(posedge clk)
58     disable iff(!rst_n)
59     rx_done |-> (data_out == data_in_temp)
60 );
61
62 assert property (
63     @(posedge clk)
64     disable iff(!rst_n)
65     $rose(tx_start) |-> ##[100000:115000] ($rose(tx_done) && (data_out ==
66         data_in_temp))
67 );
68 assert property (

```

```
69      @(posedge clk)
70      disable iff(!arst_n)
71      $rose(tx_start) |=> (~uart_top_i.transmitter_i.tx)
72  );
73
74 endmodule
```

Draft