Manuel Oliveira

Address: Rua Do Vale Nº267 1º Frente, 4410-348, Arcozelo, Vila Nova de Gaia
Mobile: +351918996267 **Email:** m.j.santos.j.m@gmail.com

Professional Profile

Experienced ASIC Digital Designer with over 6 years of experience in VLSI circuits. Problem solver, driven by improving customer satisfaction, and operational improvements. Member of the PCIe team during last 7 years, acquired the capability to specify and implement RTL meting systems requirements (PCIe Spec and/or customer additional requirements) following the best practices in writing code - coding style and linter analyses. His experience covers mostly the transaction layer in application side with AXI-PCIe bridge and DMA. Currently working on one of the most important projects of his career DMA. Experienced supervision of youngest peers and students in internships and Master's thesis.

Skills

- **HDL:** System Verilog and Verilog
- Languages: Python, TCL, Perl
- ASIC and FPGA design flow
- PCIe

- Micro-architecture
- Linux and Windows
- Formal Verification

Career Summary

2015/09 – present — **Sysnopsys , ASIC Digital Designer**
- Specification, implementation, and maintenance of RTL to high-performance systems synthesized at high speeds in accordance with specifications and customer requirements.
- Responsible to supervise the code quality using a linter tool and assignment the issues to the correct person.
- Responsible for process automation and readability improvements using scripting languages like Python.
- Supervision of youngest peers and students in internships and Master's thesis.

2014/09 – 2015/07 — **Faculty of Engineering, University of Porto, Technical Assistant**
- Designer and manufacturer of PCB's.
- Fixing issues in existing circuits.
- Welding the components in the PCB (surface mount and through hole).

2014/07-2014/09 — **Synopsys, ASIC Digital Designer Intern**
- Exploration of SysML language for specification and documentation in the digital design flow of VLSI circuits.

2014/02–2014/05 — **Faculty of Engineering, University of Porto, Teacher's Assistant**
- Supported classroom activities, including tutoring, grading homework and reviewing exams.

Education

2010/09-2015/07 — **Master of Science: Electrical and Computer Engineering Telecommunications, Electronics and Computers**
- Majored in Microelectronics and Embedded Systems.
- Thesis: A SysML-based Design Flow for Digital VLSI Circuits
- 16 values

Certifications

2018 — **MindShare course: PCI Express Gen4**