ECE

NAME

ROLL NO

Bheemavarapu Manvitha

230102017

K. Sandhya

230102049

k · Mahitha

23010204

A . Hemasii

2301020

OBJECTIVE: - To design a stop watch with following specifications

- · 4 digit display showing seconds and 1 seconds
- · One push button switch to go through three state in cycle, viz. RESET ISTART and STOP sequentia

DESCRIPTION:-


- State-1 (RESET): shows display 00.00 and stopwatch is ready to count.
- State-2 (START): The switch when pressed during RESET starts the watch and display is updated every 1/100 second, the watch keeps counting till the switch is pressed again and then goes to state 3
- State-3 (STOP): counting stops and freezes.

 watch remains in stop condition, till the switch is pressed again. Pressing switch during stop condition RESETS the display and the process repeats from state-1.

PROCEDURE :-


- -> We need to make 4 digit (16 bit) fully synchronous BCD
- -> 100 will use com four 74161 countries to make the 16-b

we have u digit (16 bit) to be display LSB MSB this three counters counts upto 0 to 9 whereas MSB counts from 0 to 5, as we have 60 seconds for a 1 minute. -> the last three counters reset when they encounter "10" the MSB clears to 0 when it encounters "6." → When "D" counts from 0 to 9, as its reaches "9", it enables the "country "c". As both counters "c" and "D" reach "q", they enable "B". As three of AB, "C", "D" reach "q" they enable 'A'. Enable from one counter is passed to other. -> All the counters get the same clock, hence they are - Syrichronous. > Fox B, C, D, they get cleared to "O" when the digit reaches 1001 (9). A gets cleared when it reaches (0110) (6) CLOCK GIENERATOR :--> For making clock we use 555 timer, under astable operation (no stable state). -> Clock generator of 10 ms period using 555 timer · Frequency = 1000 Hz = 100 Hz. frequency = 1.44 = 100 Hz. (RA+2RB)CC Co (capacitance in MF) => 1.44 = 102 × to-6 (RA+2RB) Cc 14400 = Cc (RA+2RB) C= 10 MF; RA= +1012, RB= 5500. MIDER




Switch debouncing circuit:


→ When we simply use switch in a circuit, we get unsteady responeses as followed.




Dut not perfect is as follows:



> After adding schmitt inverter, we get the response as:-



a perfect debouncing switch is obtained



PUSH BUITON :-

We have stated before that, we have 3 states

SETART OO
STOP - OL

we can use same 74161 co BCD counter here also with Q3 and Q2 grounded, such that we get 2-bit counter.

-> clock should be working START (00) state only for counting

Initially counter is set to 0000 in cleared.


I Hence we are in START state ready to counting

When we push the stoitth it starts counting.

when we push the switch it goes to 01 state stop the counting display the value. (stop the common clock)

State, it resets again.

our switch counter to zero. (as we encounter to state).



s and other elements required: TC-74161 - 1 2. IC-74160 -4 3. IC-74 HC14- Schmitt inverter -1 4. capacitor - 10 µF - 2 0.01 HF-1 Resistor - 440 170 1 -2 100-12 -1 1Kn -1 6. 10 NE 555 timer-1 7. Switch. 8. 7-segment display common anode-4 9. Tc-7447 -4 10. 7408 (AND) - 2 11. 7404 (NOT) - 1 12. 7400 (NAND) - 1 13. 7402 (OR)-14. 74 02 (NOR) - 1 Internal diagram of 74161/14160. CLR -16 (LK ENP CIND.