Cat
Recognizer
Using Neural
Network

Digital Design and Logical Synthesis for Electric Computer

Engineering

(36113611)

Course Project

Test Plan

Version 1.0

Maor Assayag 318550746

Refahel Shetrit 204654891

Classification:	Template Title:	Owner	Creation Date	Page
Logic Design Course	General Test Plan	Maor Assayag Refahel Shetrit	13, Dec, 2018	1 of 21

Revision Log

Rev	Change	Description	Reason for change	Done By	Date
0.1	Initial document	Basic Modules	More efficient design	Maor Assayag Refahel Shetrit	17/11/2018
0.2	Progress	All modules implemented	Complete design requirements	Maor Assayag Refahel Shetrit	27/11/2018
0.3	Test Bench	Stimulus, Checker, Coverage	Check component operations: check if we reached all component operations and got all possible outcomes, as expected.	Maor Assayag Refahel Shetrit	28/11/2018
0.4	Design check (TBD)	Verify modules with design checker	Design checker implementation	Maor Assayag Refahel Shetrit	17/12/2018

Classification:	Template Title:	Owner	Creation Date	Page
Logic Design Course	General Test Plan	Maor Assayag	13, Dec, 2018	2 of 21
		Refahel Shetrit		

Table of Content

LIST OF FIGURES	4
LIST OF TABLES	5
5. VERIFICATION PLAN	6
5.1 Verification Test Objectives	7
5.2 Test Bench Architecture and Functionality	7
5.3 Test Bench Input & Output	שגיאה! הסימניה אינה מוגדרת.
6. VERIFICATION RESULTS	שגיאה! הסימניה אינה מוגדרת
6.1.1 Test All_images.v	שגיאה! הסימניה אינה מוגדרת
7. APPENDIX	21
7.1 Terminology	21
7.2 References	21

Classification:	Template Title:	Owner	Creation Date	Page
Logic Design Course	General Test Plan	Maor Assayag	13, Dec, 2018	3 of 21
		Refahel Shetrit		

LIST OF FIGURES

Figure 1: Test Bench Block Diagram ________ 8

Classification:	Template Title:	Owner	Creation Date	Page
Logic Design Course	General Test Plan	Maor Assayag	13, Dec, 2018	4 of 21
		Refahel Shetrit		

LIST OF TABLES

Table 1: Test Plan Functionality	שגיאה! הסימניה אינה מוגדרת
Table 2: Test Plan FunctionalCheckers	10

Classification:	Template Title:	Owner	Creation Date	Page
Logic Design Course	General Test Plan	Maor Assayag	13, Dec, 2018	5 of 21
		Refahel Shetrit		

1. VERIFICATION PLAN

We would verificate our design CatRecognizer, a system which recognizes a cat in an image. Our strategy is to test the reliability of our modules. Operation scenarios we tested in our test bench:

- 1. Standard scenarios feeding 40 valid images to the system, while simulating a CPU that control the design (clocks, control bus etc.')
- 2. Extreme scenarios feeding extreme images such as white blank image, black blank image followed by extreme weight files value (all max or min values) those will test the extreme values that should be computed in the system.
- 3. Forbidden scenarios feeding invalid images & weights values (overflow values etc.'), simulate a CPU which functions poorly or slowly that control the design.

Test Number	Functionality being tested	Test data set	Expected result	Scenario
1	Writing & Reading to/from APB (pixel bank) & Weights banks			Standard
2	Design result – standard input	Set of 40 valid images & 3 levels of precision	CatRecOut	Standard

Classification:	Template Title:	Owner	Creation Date	Page
Logic Design Course	General Test Plan	Maor Assayag	13, Dec, 2018	6 of 21
		Refahel Shetrit		

1.1 Verification Test Objectives

Our verification process is consisting of 3 stages:

- 1. <u>Stimulus</u> describe the way we can activate our design stimulate the component inputs.
- 2. Function Coverage checks if all outcomes have been reached.
- 3. Functional checker checks if the design worked as expected.

1.2 Test Bench Architecture and Functionality

CatRecognizer is consist of 4 main parts: APB Register File, Weights Register File, 3 Computing Neurons and Internal logic that connects them together. CatRecognizer has 2 outputs – CatRecOut (which is the result of the model if the Image has a cat in it) and PRDATA which is APB Read Data Bus.

CatRecOut starts from no signal (high-z) and when *start_work* bit is applied to Start_work_register in the APB Register File (Address 0x00), the model start fetching relevant data from the Registers files and compute the mathematical equation to decide if the loaded image (with the loaded weights precision) have a cat in it. The process takes at least 4096 cycles for fetching (an computing "on-the-way") the data.

As we mentioned earlier, our Test Bench is consisted of 4 stages where the Stimulus is the component which is responsible for 'mimicking' the signals sent through the APB bus. Hence, all inputs to CatRecognizer are connected to Stimulus component outputs.

On the other end, the CatRecognizer output (PWM wave) and the Stimulus outputs are connected to both Checker component and Coverage component inputs. In this architecture design, we are able to push all permutations of inputs signal and check if the CatRecognizer is outputs correct/expected values (through Checker) and also check whether all outputs permutations has occurred (through Coverage component).

Classification:	Template Title:	Owner	Creation Date	Page
Logic Design Course	General Test Plan	Maor Assayag	13, Dec, 2018	7 of 21
		Refahel Shetrit		




Figure 1: Test Bench Block Diagram

Classification:	Template Title:	Owner	Creation Date	Page
Logic Design Course	General Test Plan	Maor Assayag	13, Dec, 2018	8 of 21
		Refahel Shetrit		

1.3 Functional Coverage

The table below describe the coverage of our design; we describe the cover group of CatRecognizerClk and all its cover points.

Function – name of the covered function.

Event – event the functional coverage is checked.

Coverage point – the point we check

Bins – values that should be covered.

		COVERAGE		scenario
FUNCTION	EVENT	POINT	BINS	
Amba_Addr	Posedge		[0:(2**`Amba_Addr_Depth)/4 -1],	standard
	clock	PADDR	[(2**`Amba_Addr_Depth)/4:2*(2**`Amba_Addr_Depth)/4 - 1],	
			$[2*(2**^\Delta mba_Addr_Depth)/4:3*(2**^\Delta mba_Addr_Depth)/4-1],$	
			[3*(2**`Amba_Addr_Depth)/4:4*(2**`Amba_Addr_Depth)/4 - 1]	
Amba_Addr_illegal	Posedge	PADDR	Amba_Addr_Depth<12	illegal
	clock	PADDR	Amba_Addr_Depth>14	
APB Bus Enable	Posedge	PENABLE	0:1	standard
	clock	LIVIDEE	0.1	
APB Bus Select	Posedge	PSEL	0:1	standard
	clock	1522	311	
APB Write Data	Posedge		[0:(2**`Amba_Word)/4 -1], [(2**` Amba_Word)/4:2*(2**` Amba_Word)/4 - 1],	standard
Bus	clock	PWDATA	[2*(2**` Amba_Word)/4:3*(2**` Amba_Word)/4 - 1], [3*(2**` Amba_Word)/4:4*(2**` Amba_Word)/4 - 1]	
APB Bus Write	Posedge	PWRITE	0:1	standard
	clock		311	
System clock	Posedge	clk	0:1	standard
	clock		312	
Reset active high	@reset	rst	0:1	standard
APB Read Data	Posedge		[0:(2**`Amba_Word)/4 -1],	standard
Bus	clock	PRDATA	[(2**` Amba_Word)/4:2*(2**` Amba_Word)/4 - 1], [2*(2**` Amba_Word)/4:3*(2**` Amba_Word)/4 - 1], [3*(2**` Amba_Word)/4:4*(2**` Amba_Word)/4 - 1]	
CatRegonizer	Posedge	G D C		standard
results	clock	CatRecOut	0:1	

Classification:	Template Title:	Owner	Creation Date	Page
Logic Design Course	General Test Plan	Maor Assayag Refahel Shetrit	13, Dec, 2018	9 of 21

Table 1: Test Plan Functional Coverage

1.4 Test Bench Functional Checkers

Herein, we describe the functional Checkers for each of the test conditions we have covered and what are the expected results of the specific test case.

Condition	Event	Expected Result	Scenario
Reset Active	@(posedge	(APB.rst==1) => APB.CatRecOut===1'bz && APB.PRDATA	Standard
	APB.clk)	$=== \{(\hat{A}mba_Word)\{1'bz\}\}$	
APB Stable	@(posedge	APB.PSEL && APB.PWRITE && APB.PENABLE==1'b0	Standard
	APB.clk)	-> \$stable(APB.PWRITE) &&	
		\$stable(APB.PWDATA) && \$stable(APB.PADDR);	
CatRecOut	Posedge clock	APB.CatRecOut == 1'b1 -> (currentResult > 0)	Standard
positive check			
CatRecOut	Posedge clock	APB.CatRecOut == 1'b0 -> (currentResult < 0)	Standard
negative check			
Accumulate	Posedge clock	start_outputChecker == 1'b1 -> (CheckerCurrentResult ==	Standard
currentResult		currentResult)	
checker			

Table 2: Test Plan External FunctionalChecker

In The last checker we compare the current Accumulate result in CatRecognizer to local golden model.

Classification:	Template Title:	Owner	Creation Date	Page
Logic Design Course	General Test Plan	Maor Assayag	13, Dec, 2018	10 of 21
		Refahel Shetrit		

2. VERIFICATION IMPLEMENTATION




Figure 2: Combining system Verilog with graphical views of Verilog 2005

2.1. Functional Coverage

See attached Coverage.v file

Classification:	Template Title:	Owner	Creation Date	Page
Logic Design Course	General Test Plan	Maor Assayag	13, Dec, 2018	11 of 21
		Refahel Shetrit		

2.2. Stimulus

We implemented the stimulus as described in the tables.

```
package classes;
 //*******************Begin Class*********************
 // This is the class that we will randomize.
class Randomizer #(int Amba_Word = 24);
 rand reg [Amba Word-1:0] RandomData; //regular random variable
 // Randomization constraints.
 constraint UpperLimit {
   RandomData<(1<<(Amba Word)-1);
 }
 // Print out the items.
 function void print();
   $display("RandomData = %0b", RandomData);
 endfunction
endclass
 endpackage
```

Figure 3: Randomizer class to randomize the data for the Random input test

Classification:	Template Title:	Owner	Creation Date	Page
Logic Design Course	General Test Plan	Maor Assayag	13, Dec, 2018	12 of 21
		Refahel Shetrit		

2.3. Interface

```
interface APB interface();
     logic
                                 clk;
                                           // system clock
                                           // Reset active low
     logic
                                 rst:
     logic
                                 PENABLE; // APB Bus Enable/clk
     logic
                                 PSEL;
                                           // APB Bus Select
                                           // APB Bus Write
// APB Address Bus
                                 PWRITE;
     logic
     logic
           [`Amba Addr Depth:0] PADDR;
     logic [`Amba_Word-1:0]
                                           // APB Write Data Bus
                                PWDATA;
     logic [`Amba Word-1:0]
                                 PRDATA;
                                          // APB Read Data Bus
                                 CatRecOut;// CatRecognizer result
     logic
    modport Coverage net(input clk,
                            PENABLE,
                            PSEL,
                            PWRITE,
                            PADDR,
                            PWDATA,
                            PRDATA,
                            CatRecOut);
   modport Stimulus net (output clk,
                            rst,
                            PENABLE,
                            PSEL,
                            PWRITE,
                            PADDR,
                            PWDATA,
                            PRDATA,
                            CatRecOut);
   modport Checker net(input clk,
                            PENABLE,
                            PSEL,
                            PWRITE,
                            PADDR,
                            PWDATA,
                            PRDATA,
                            CatRecOut);
    modport Cat net(input clk,
    rst,
    PENABLE,
    PSEL,
    PWRITE,
    PADDR,
    PWDATA,
    output PRDATA, CatRecOut);
endinterface
```

Figure 4: APB Interface

Classification:	Template Title:	Owner	Creation Date	Page
Logic Design Course	General Test Plan	Maor Assayag	13, Dec, 2018	13 of 21
		Refahel Shetrit		

3. VERFICTION RESULTS

3.1. Functional Coverage Report & **Functional Checkers coverage Report** Show the report of your functional coverage for each scenario. **Explain why you got this functional coverage.** Could it be improved! How!

△ Cover Directives						= >>>>>						
▼ Name	Language	Enabled	Log	Count	AtLeast	Limit	Weight	Cmplt %	Cmplt graph	Included	Memory	Peak Memory P
/Stimulus_tb/check/covercurrentResult	SVA	1	Off	67895	1	Unli	1	100%		✓	0	0
/Stimulus_tb/check/coverCatRecOut_ne	SVA	1	Off	43043	1	Unli	1	100%		1	0	0
/Stimulus_tb/check/coverCatRecOut_po	SVA	1	Off	02410	1	Unli	1	100%		1	0	0
/Stimulus_tb/check/coverstable_apb_ch	SVA	1	Off	31932	1	Unli	1	100%		V	0	0
/Stimulus_tb/check/coverrst_check	SVA	1	Off	406	1	Unli	1	100%		V	0	0

COVERGROUP COVERA	GE:				
Covergroup					
TYPE /Stimulus_tb/Cover	ager/CatRecognizer_clk	87.5% 100	Uncovered		
covered/total bins: missing/total bins: % Hit:	18 22				
missing/total bins:	4 22				
% Hit:	81.8% 100		1		
Coverpoint CatRecognize	er_clk::rst_check 10	0.0% 100 Cc	overed		
covered/total bins: missing/total bins: % Hit:	2 2				
missing/total bins:	0 2				
% Hit:	100.0% 100 er_clk::PADDR_check	100.00/ 100	. C1		
coverpoint CatRecognize	er_cik::PADDK_cneck	100.0% 100	Covered		
missing total bins	4 4 0 4 100.0% 100				
missing/total bins: % Hit:	100.0% 100				
% III:	er_clk::PENABLE_check	100.00/- 1/-	00 Covered		
covered total bins.	EL_CIK: FENABLE_CHECK	100.0%	oo Covereu		
missing/total bins.	0 2				
covered/total bins: missing/total bins: % Hit:	100.0% 100				
Covernoint CatRecognize	er_clk::PSEL_check	100.0% 100	Covered		
covered/total hins	2 2	100.0 % 100	Covered		
covered/total bins: missing/total bins: % Hit.	0 2				
% Hit:	100.0% 100				
Covernoint CatRecognize	er_clk::PWDATA_check	100.0% 10	00 Covered		
		200.070	20 00100		
missing/total bins:	4 4 0 4				
% Hit.	100.0% 100				
Covernoint CatRecognize	er clk::PWRITE check	100.0% 100	Covered		
covered/total bins:	2 2				
missing/total bins:	0 2				
covered/total bins: missing/total bins: % Hit:	100.0% 100				
Coverpoint CatRecognize	er_clk::PRDATA_check	0.0% 100	ZERO		
covered/total bins: missing/total bins:	0 4				
missing/total bins:	4 4				
Coverpoint CatRecognize	er_clk::CatRecOut_check	100.0% 100	Covered		
covered total hing	, ,				
	0 2				
		a a:			
Covergroup instance VStin	nulus_tb/Coverager/CarRe	ecCoverageClk			
14 / 11 *	87.5% 100 Uncov	ered			
covered/total bins:	18 22				
Classifications	Tamordata Titla.	/	`	Craction Data	Dana

Classification:	Template Title:	Owner	Creation Date	Page
Logic Design Course	General Test Plan	Maor Assayag	13, Dec, 2018	14 of 21
		Refahel Shetrit		

```
missing/total bins:
                                          22
  % Hit:
                              81.8%
                                       100
 Coverpoint rst_check
                                    100.0%
                                              100 Covered
   covered/total bins:
                                    2
                                           2
   missing/total bins:
                                    0
                                          2
   % Hit:
                              100.0%
                                        100
   bin rst_bins[0]
                                           1 Covered
                               1249596
   bin rst_bins[1]
                                         1 Covered
                                 404
 Coverpoint PADDR check
                                        100.0%
                                                   100 Covered
   covered/total bins:
   missing/total bins:
                                     0
   % Hit:
                              100.0%
                                        100
   bin PADDR bins[0]
                                    998005
                                               1 Covered
   bin PADDR_bins[1]
                                                 Covered
                                     83968
                                               1
   bin PADDR_bins[2]
                                     83968
                                               1 Covered
   bin PADDR_bins[3]
                                     83968
                                               1
                                                 Covered
 Coverpoint PENABLE_check
                                          100.0%
                                                    100 Covered
   covered/total bins:
                                     2
                                           2
   missing/total bins:
                                     0
                                          2
   % Hit:
                              100.0%
                                        100
   bin PENABLE_bins[0]
                                                 1 Covered
                                     1081983
   bin PENABLE_bins[1]
                                                 1 Covered
                                      168017
 Coverpoint PSEL_check
                                      100.0%
                                                 100 Covered
   covered/total bins:
                                          2
                                     2
   missing/total bins:
                                     0
                                          2
   % Hit:
                              100.0%
                                        100
   bin PSEL_bins[0]
                                     1
                                              Covered
   bin PSEL_bins[1]
                                  1249989
                                              1 Covered
  Coverpoint PWDATA_check
                                          100.0%
                                                    100 Covered
   covered/total bins:
                                     4
                                           4
   missing/total bins:
                                     0
   % Hit:
                              100.0%
                                        100
   bin PWDATA_bins[0]
                                     1004661
                                                 1 Covered
   bin PWDATA_bins[1]
                                      89898
                                                1 Covered
   bin PWDATA_bins[2]
                                                   Covered
                                      84938
                                                1
   bin PWDATA_bins[3]
                                      70492
                                                1 Covered
 Coverpoint PWRITE_check
                                         100.0%
                                                   100 Covered
   covered/total bins:
                                     2
                                           2
   missing/total bins:
                                     0
                                           2
   % Hit:
                              100.0%
                                        100
   bin PWRITE_bins[0]
                                     350041
                                               1 Covered
   bin PWRITE_bins[1]
                                     899949
                                               1 Covered
  Coverpoint PRDATA_check
                                          0.0%
                                                   100 ZERO
   covered/total bins:
                                     0
                                           4
   missing/total bins:
                                     4
                                           4
   % Hit:
                               0.0%
                                       100
   bin PRDATA_bins[0]
                                        0
                                              1
                                                ZERO
   bin PRDATA_bins[1]
                                        0
                                              1
                                                 ZERO
   bin PRDATA_bins[2]
                                                ZERO
                                        0
                                              1
   bin PRDATA_bins[3]
                                        0
                                              1
                                                ZERO
 Coverpoint CatRecOut_check
                                         100.0%
                                                   100 Covered
   covered/total bins:
                                     2
                                           2
   missing/total bins:
                                     0
                                          2
                              100.0%
                                        100
   % Hit:
   bin CatRecOutt_bins[0]
                                     643043
                                                1 Covered
   bin CatRecOutt_bins[1]
                                     102410
                                                1 Covered
TOTAL COVERGROUP COVERAGE: 87.5% COVERGROUP TYPES: 1
DIRECTIVE COVERAGE:
                       Design Design Lang File(Line) Count Status
Name
                    Unit UnitType
```

Classification:	Template Title:	Owner	Creation Date	Page
Logic Design Course	General Test Plan	Maor Assayag Refahel Shetrit	13, Dec, 2018	15 of 21
		Relatiei Stiettit		

```
/Stimulus_tb/check/cover_currentResult_check
                   Checker Verilog SVA
C:/Users/MaorA/Desktop/CatRecognizer/CatRecognizer/CatRecognizer lib/hdl/Checker.v(107)
                                     167895 Covered
/Stimulus tb/check/cover CatRecOut negative check
                   Checker Verilog SVA
C:/Users/MaorA/Desktop/CatRecognizer/CatRecognizer_Lib/hdl/Checker.v(96)
                                     643043 Covered
/Stimulus_tb/check/cover__CatRecOut_positive_check
                   Checker Verilog SVA
C:/Users/MaorA/Desktop/CatRecognizer/CatRecognizer/CatRecognizer lib/hdl/Checker.v(89)
                                     102410 Covered
/Stimulus tb/check/cover stable apb check
                   Checker Verilog SVA
C:/Users/MaorA/Desktop/CatRecognizer/CatRecognizer/CatRecognizer lib/hdl/Checker.v(78)
                                     731932 Covered
/Stimulus_tb/check/cover__rst_check
                                   Checker Verilog SVA
C:/Users/MaorA/Desktop/CatRecognizer/CatRecognizer_lib/hdl/Checker.v(66)
                                      406 Covered
TOTAL DIRECTIVE COVERAGE: 100.0% COVERS: 5
```

In our case, we got 100% Function Coverage. Our stimulus loading 40 different images to the Design and run a full simulation of computing the results. The bins should be fill, which tell us that we are in the right direction.

The simulation runs without any warning or errors, the checker is done successfully.

```
vsim -voptargs="+acc" work.Stimulus_tb
 Start time: 18:41:05 on Dec 20,2018
 ** Note: (vsim-8009) Loading existing optim
# Loading sv std.std
 Loading work. Stimulus tb (fast)
 Loading work.APB interface(fast 1)
# Loading work.CatRecognizerWrapper(fast)
# Loading work.CatRecognizer(fast)
# Loading work.APB(fast)
# Loading work.WeighstBank(fast)
# Loading work.Neuron(fast)
# Loading work.Coverage(fast)
# Loading work.classes(fast)
# Loading work.Stimulus_v_unit(fast)
# Loading work.Stimulus(fast)
# Loading work.Checker(fast)
VSIM 280> run
# RandomData = 10100000111100110011010
```

Choose 5000 us for the simulation time.

Classification:	Template Title:	Owner	Creation Date	Page
Logic Design Course	General Test Plan	Maor Assayag	13, Dec, 2018	16 of 21
		Refahel Shetrit		

3.2. Code Coverage Report

Show the report of your code coverage for all the scenarios. **Explain why you got this code coverage**. Could it be improved? How?.

We couldn't figure out how show those images, but the results are known:

The only code lines that we didn't get into was those who inside a case. For e.g. the Weights in Weight Register File is preloaded on reset according to the current WeightPrecision using a case statement.

4. COMPARING TO GOLDEN MODEL

We can implement the fetching from the the golden model results again in our new verification environment, but we decided to use our previous test bench which is written in VERILOG and compare our design with the golden model running all 40 images.

4.1 AllImages_tb.v

For testing the module CatRecognizer we built a test bench that will simulate a CPU.

First, the test bench will fetch 40 correct answer for 40 images. We can decide which weights precision we want to test (5/8/16) and change only ONE integer in the simulation – WeightPrecision.

Secondly, we made sure to reset the design correctly.

Then, for each image we will read 3 lines from the correspond text file (for e.g. image4.txt) and write to the APB interface the data and address of the concatenation data that we extracted. The writing process according to AMBA protocol involved writing SEL and only in the next cycle writing ENABLE and enable writing to the APB bank registers.

After each image is writing we compare the output answer of CatRecgonizer to the right answer and write to the MODELSIM terminal the results (success / fail).

After all 40 images has been process and calculate we display the final result of how much the model is accurate.

Classification:	Template Title:	Owner	Creation Date	Page
Logic Design Course	General Test Plan	Maor Assayag Refahel Shetrit	13, Dec, 2018	17 of 21

The simulation required 4800us time.

```
# TestBench for image 1 : true, Correct Answer = 1, CatRecgonizer = 1
# TestBench for image 2 : true, Correct Answer = 1, CatRecgonizer = 1
# TestBench for image 3 : true, Correct Answer = 1, CatRecgonizer = 1
# TestBench for image 4 : true, Correct Answer = 1, CatRecgonizer = 1
# TestBench for image 5 : true, Correct Answer = 1, CatRecgonizer = 1
# TestBench for image 6 : true, Correct Answer = 0, CatRecgonizer = 0
# TestBench for image 7 : true, Correct Answer = 1, CatRecgonizer = 1
# TestBench for image 8 : true, Correct Answer = 1, CatRecgonizer = 1
# TestBench for image 9 : true, Correct Answer = 1, CatRecgonizer = 1
# TestBench for image 10 : true, Correct Answer = 0, CatRecgonizer = 0
# TestBench for image 11 : true, Correct Answer = 0, CatRecgonizer = 0
# TestBench for image 12 : true, Correct Answer = 1, CatRecgonizer = 1
# TestBench for image 13 : true, Correct Answer = 1, CatRecgonizer = 1
# TestBench for image 14 : true, Correct Answer = 0, CatRecgonizer = 0
# TestBench for image 15 : true, Correct Answer = 1, CatRecgonizer = 1
# TestBench for image 16 : true, Correct Answer = 0, CatRecgonizer = 0
# TestBench for image 17 : true, Correct Answer = 1, CatRecgonizer = 1
# TestBench for image 18 : true, Correct Answer = 0, CatRecgonizer = 0
# TestBench for image 19 : true, Correct Answer = 0, CatRecgonizer = 0
# TestBench for image 20 : true, Correct Answer = 1, CatRecgonizer = 1
# TestBench for image 21 : true, Correct Answer = 0, CatRecgonizer = 0
# TestBench for image 22 : true, Correct Answer = 0, CatRecgonizer = 0
# TestBench for image 23 : true, Correct Answer = 1, CatRecgonizer = 1
# TestBench for image 24 : true, Correct Answer = 1, CatRecgonizer = 1
# TestBench for image 25 : true, Correct Answer = 1, CatRecgonizer = 1
# TestBench for image 26 : true, Correct Answer = 1, CatRecgonizer = 1
# TestBench for image 27 : true, Correct Answer = 0, CatRecgonizer = 0
# TestBench for image 28 : true, Correct Answer = 0, CatRecgonizer = 0
# TestBench for image 29 : true, Correct Answer = 1, CatRecgonizer = 1
# TestBench for image 30 : true, Correct Answer = 0, CatRecgonizer = 0
# TestBench for image 31 : true, Correct Answer = 1, CatRecgonizer = 1
# TestBench for image 32 : true, Correct Answer = 1, CatRecgonizer = 1
# TestBench for image 33 : true, Correct Answer = 1, CatRecgonizer = 1
# TestBench for image 34 : true, Correct Answer = 1, CatRecgonizer = 1
# TestBench for image 35 : true, Correct Answer = 0, CatRecgonizer = 0
# TestBench for image 36 : true, Correct Answer = 0, CatRecgonizer = 0
# TestBench for image 37 : true, Correct Answer = 1, CatRecgonizer = 1
# TestBench for image 38 : true, Correct Answer = 0, CatRecgonizer = 0
# TestBench for image 39 : true, Correct Answer = 0, CatRecgonizer = 0
# TestBench done successfuly, CatRecgonizer is accurate
```

Figure 11: Simulation results of WeightPrecsion = 16

Classification:	Template Title:	Owner	Creation Date	Page
Logic Design Course	General Test Plan	Maor Assayag	13, Dec, 2018	18 of 21
		Refahel Shetrit		

```
# TestBench for image 2 : true, Correct Answer = 1, CatRecgonizer = 1
# TestBench for image 3 : true, Correct Answer = 1, CatRecgonizer = 1
# TestBench for image 4 : true, Correct Answer = 1, CatRecgonizer = 1
# TestBench for image 5 : true, Correct Answer = 1, CatRecgonizer = 1
# TestBench for image 6 : true, Correct Answer = 0, CatRecgonizer = 0
# TestBench for image 7 : true, Correct Answer = 1, CatRecgonizer = 1
# TestBench for image 8 : true, Correct Answer = 1, CatRecgonizer = 1
 TestBench for image 9: true, Correct Answer = 1, CatRecgonizer = 1
# TestBench for image 10 : true, Correct Answer = 0, CatRecgonizer = 0
# TestBench for image 11 : true, Correct Answer = 0, CatRecgonizer = 0
# TestBench for image 12 : true, Correct Answer = 1, CatRecgonizer = 1
# TestBench for image 13 : true, Correct Answer = 1, CatRecgonizer = 1
# TestBench for image 14 : true, Correct Answer = 0, CatRecgonizer = 0
# TestBench for image 15 : true, Correct Answer = 1, CatRecgonizer = 1
# TestBench for image 16 : true, Correct Answer = 0, CatRecgonizer = 0
# TestBench for image 17 : true, Correct Answer = 1, CatRecgonizer = 1
# TestBench for image 18 : true, Correct Answer = 0, CatRecgonizer = 0
# TestBench for image 19 : true, Correct Answer = 0, CatRecgonizer = 0
# TestBench for image 20 : true, Correct Answer = 1, CatRecgonizer = 1
# TestBench for image 21 : true, Correct Answer = 0, CatRecgonizer = 0
# TestBench for image 22 : true, Correct Answer = 0, CatRecgonizer = 0
# TestBench for image 23 : true, Correct Answer = 1, CatRecgonizer = 1
# TestBench for image 24 : true, Correct Answer = 1, CatRecgonizer = 1
# TestBench for image 25 : true, Correct Answer = 1, CatRecgonizer = 1
# TestBench for image 26 : true, Correct Answer = 1, CatRecgonizer = 1
# TestBench for image 27 : true, Correct Answer = 0, CatRecgonizer = 0
# TestBench for image 28 : true, Correct Answer = 0, CatRecgonizer = 0
# TestBench for image 29 : true, Correct Answer = 1, CatRecgonizer = 1
# TestBench for image 30 : true, Correct Answer = 0, CatRecgonizer = 0
# TestBench for image 31 : true, Correct Answer = 1, CatRecgonizer = 1
# TestBench for image 32 : true, Correct Answer = 1, CatRecgonizer = 1
# TestBench for image 33 : true, Correct Answer = 1, CatRecgonizer = 1
# TestBench for image 34 : true, Correct Answer = 1, CatRecgonizer = 1
# TestBench for image 35 : true, Correct Answer = 0, CatRecgonizer = 0
# TestBench for image 36 : true, Correct Answer = 0, CatRecgonizer = 0
# TestBench for image 37 : true, Correct Answer = 1, CatRecgonizer = 1
# TestBench for image 38 : true, Correct Answer = 0, CatRecgonizer = 0
# TestBench for image 39 : true, Correct Answer = 0, CatRecgonizer = 0
# TestBench done successfuly, CatRecgonizer is accurate
```

Figure 12: Simulation results of WeightPrecsion = 8

Classification:	Template Title:	Owner	Creation Date	Page
Logic Design Course	General Test Plan	Maor Assayag	13, Dec, 2018	19 of 21
		Refahel Shetrit		

```
# TestBench for image 1 : true, Correct Answer = 1, CatRecgonizer = 1
 TestBench for image 2 : true, Correct Answer = 1, CatRecgonizer = 1
# TestBench for image 3 : true, Correct Answer = 1, CatRecgonizer = 1
# TestBench for image 4 : true, Correct Answer = 1, CatRecgonizer = 1
# TestBench for image 5 : true, Correct Answer = 1, CatRecgonizer = 1
# TestBench for image 6 : true, Correct Answer = 0, CatRecgonizer = 0
# TestBench for image 7 : true, Correct Answer = 1, CatRecgonizer = 1
# TestBench for image 8 : true, Correct Answer = 1, CatRecgonizer = 1
# TestBench for image 9 : true, Correct Answer = 1, CatRecgonizer = 1
# TestBench for image 10 : true, Correct Answer = 0, CatRecgonizer = 0
# TestBench for image 11 : true, Correct Answer = 1, CatRecgonizer = 1
# TestBench for image 12 : true, Correct Answer = 1, CatRecgonizer = 1
# TestBench for image 13 : true, Correct Answer = 1, CatRecgonizer = 1
# TestBench for image 14 : true, Correct Answer = 0, CatRecgonizer = 0
# TestBench for image 15 : true, Correct Answer = 1, CatRecgonizer = 1
# TestBench for image 16 : true, Correct Answer = 0, CatRecgonizer = 0
# TestBench for image 17 : true, Correct Answer = 1, CatRecgonizer = 1
# TestBench for image 18 : true, Correct Answer = 0, CatRecgonizer = 0
# TestBench for image 19 : true, Correct Answer = 0, CatRecgonizer = 0
# TestBench for image 20 : true, Correct Answer = 1, CatRecgonizer = 1
# TestBench for image 21 : true, Correct Answer = 0, CatRecgonizer = 0
# TestBench for image 22 : true, Correct Answer = 0, CatRecgonizer = 0
# TestBench for image 23 : true, Correct Answer = 1, CatRecgonizer = 1
# TestBench for image 24 : true, Correct Answer = 0, CatRecgonizer = 0
# TestBench for image 25 : true, Correct Answer = 0, CatRecgonizer = 0
# TestBench for image 26 : true, Correct Answer = 1, CatRecgonizer = 1
# TestBench for image 27 : true, Correct Answer = 0, CatRecgonizer = 0
# TestBench for image 28 : true, Correct Answer = 0, CatRecgonizer = 0
# TestBench for image 29 : true, Correct Answer = 1, CatRecgonizer = 1
# TestBench for image 30 : true, Correct Answer = 0, CatRecgonizer = 0
# TestBench for image 31 : true, Correct Answer = 1, CatRecgonizer = 1
# TestBench for image 32 : true, Correct Answer = 1, CatRecgonizer = 1
# TestBench for image 33 : true, Correct Answer = 0, CatRecgonizer = 0
# TestBench for image 34 : true, Correct Answer = 1, CatRecgonizer = 1
# TestBench for image 35 : true, Correct Answer = 0, CatRecgonizer = 0
# TestBench for image 36 : true, Correct Answer = 0, CatRecgonizer = 0
# TestBench for image 37 : true, Correct Answer = 1, CatRecgonizer = 1
# TestBench for image 38 : true, Correct Answer = 0, CatRecgonizer = 0
 TestBench for image 39 : true, Correct Answer = 0, CatRecgonizer = 0
 TestBench done successfuly, CatRecgonizer is accurate
```

Figure 13: Simulation results of WeightPrecsion = 5

Classification:	Template Title:	Owner	Creation Date	Page
Logic Design Course	General Test Plan	Maor Assayag	13, Dec, 2018	20 of 21
		Refahel Shetrit		

5. APPENDIX

5.1 Terminology

LSB - Least Significant Bit

TBR - To Be Reviewed

TBD - To Be Defined

5.2 References

Classification:	Template Title:	Owner	Creation Date	Page
Logic Design Course	General Test Plan	Maor Assayag	13, Dec, 2018	21 of 21
		Refahel Shetrit		