Experiment 2 - Sequential Synthesis and FPGA Device Programming

Amirhossein Tayebi 810198430 Armin Eslami 810198349

Abstract— This document is about designing and implementing an interaction mechanism using the Cyclone II board

Keywords—state machine design

I. SERIAL TRANSMITTER

A. Onepulser

The Moore state machine design of the onepulser, the Verilog code and the testbench results are shown in fig. 1, fig. 2 and fig. 3.

ClkPB 0 ClkEn Sti

Fig. 3: Testbench waveform of Onepulser module

B. Orthogonal Finite State Machine

The moore state machine design of sequence detector and counter, the Verilog code and the testbench results are shown in fig. 4, fig. 5, fig. 6 and fig. 7.






Fig. 1: The moore state machine design of Onepulser

Fig. 2: The Verilog code of Onepulser




Fig. 4: The moore state machine design of OthFSM

```
module OthFSMCntrl(input Clk,Rst,input SerIn,ClkEn,Co,output reg SerOut,SerOutValid,CntEn,CntRst);
        reg [3:0] ps,ns;
        always@(ps,SerIn,Co)begin
                {SerOut, SerOutValid, CntEn, CntRst}=4'b0000;
                case(ps)
                        1: begin ns= SerIn? 3:1;end
                        3: begin ns= SerIn? 1:5; end
                        5: begin ns=SerIn? 7:1;CntRst=1; end
                        7: begin if(SerIn) begin
                        ns=8;CntRst=0;
                        end
                        else ns=5;end
                        8: begin ns=Co? 1:8; CntEn=1;SerOutValid=1;SerOut<=SerIn;end
                        default: ns=1;
                endcase
        end
        always@(posedge Clk,posedge Rst)begin
                if(Rst) ps=1;
                else if (ClkEn) ps<=ns;
        end
```

Fig. 5: The Verilog code of OthFSM controller

endmodule

```
module Counter(input Clk,Rst,input ClkEn,CntEn,CntRst,output reg Co,output reg [3:0]CntOut);
    always@(posedge Clk)begin
        if(Rst) CntOut=0;
        else if (ClkEn)begin if (CntEn) CntOut<=CntOut+4'd1; end
    end
    assign Co=(CntOut[3])&(~CntOut[2])&(CntOut[1])&(~CntOut[0]);</pre>
```

endmodule

Fig. 6: The Verilog code of OthFSM counter



Fig. 7: The testbench waveform of OthFSM module

C. Seven Segment Display

```
The Verilog code of the seven segment display is shown
  in fig. 8.
module sev_segment(input clk, input [3:0]d , output reg [6:0] seg);
        always @(d,clk) begin
                case(d)
                         4'd0: seg <= 7'b1000000;
                         4'd1: seg <= 7'b1111001;
                         4'd2: seg <= 7'b0100100;
                         4'd3: seg <= 7'b0110000;
                         4'd4: seg <= 7'b0011001;
                         4'd5: seg <= 7'b0010010;
                         4'd6: seg <= 7'b0000010;
                         4'd7: seg <= 7'b1111000;
                         4'd8: seg <= 7'b00000000;
                         4'd9: seg <= 7'b0010000;
                         default: seg <= 7'b1111111;</pre>
                 endcase
        end
endmodule
```

Fig. 8: The Verilog code of OthFSM counter

And the top layer wiring is shown in fig. 9.

Fig. 9: The Verilog code of OthFSM module

II. SERIAL TRANSMITTER IMPLEMENTATION

We are using DE1 development board for our design implementation. The RTL design, Board

image and wiring setup are shown in fig. 10, fig. 11, fig. 12.




Fig. 10: The RTL design of OthFSM module




Fig. 11: The wiring view of DE1 board




Fig. 12: A glance of DE1 board while executing the rogram