

Asynchronous (Ripple) Counters


- Review of four bit counter operation (refer to next slide)
 - Clock is applied only to FF A. J and K are high in all FFs to toggle on every clock pulse.
 - Output of FF A is CLK of FF B and so forth.
 - FF outputs D, C, B, and A are a 4 bit binary number with D as the MSB.
 - After the negative transistion of the 15th clock pulse the counter recycles to 0000.
- This is an asynchronous counter because state is not changed in exact synchronism with the clock.





Introduction

- FFs and logic gates are combined to form various counters and registers.
- Part 1 covers counter principles, various counter circuits, and IC counters.
- Part 2 covers several types of IC registers and shift register counter troubleshooting.









dce

Propagation Delay in Ripple Counters


- Ripple counters are simple, but the cumulative propagation delay can cause problems at high frequencies.
- For proper operation the following apply:
 - $T_{clock} \ge N \times t_{pd}$
 - $F_{max} = 1/(N \times t_{pd})$




Counters with MOD Number < 2^N


- Find the smallest MOD required so that 2^N is less than or equal to the requirement.
- Connect a NAND gate to the asynchronous CLEAR inputs of all FFs.
- Determine which FFs are HIGH at the desired count and connect the outputs of these FFs to the NAND gate inputs.


State transition diagram for the MOD-6 counter
















Asynchronous Down Counter


- Each FF, except the first must toggle when the preceding FF goes from LOW to HIGH
- If the FFs have CLK inputs that respond to negative transition (HIGH to LOW), then an inverter can be placed in front of each CLK input; however the same effect can accomplished by driving each FF CLK input from the inverted output of the preceding FF.
- Input pulses are applied to A. The A' output serves as the CLK input for B; the B' output serves as the CLK input for the C.
- The waveforms at A, B and C show that B toggles whenever A goes LOW to HIGH and C toggles whenever B goes LOW to HIGH.



13







Example

 Show how to wire the 74LS293 as a MOD-14, MOD-60, counter with a 10-kHz clock input.



Synchronous (Parallel) Counters


- Circuit Operation
 - On a given NGT of the clock, only those FFs that are supposed to toggle on that NGT should have J=K=1 when that NGT occurs.
 - FF A must change states at each NGT. Its J and K inputs are permanently HIGH so that it will toggle on each NGT of the CLK input.
 - FF B must change states on each NGT that occurs while A=1.
 - FF C must change states on each NGT that occurs while A=B=1
 - FF D must change states on each NGT that occurs while A=B=C=1



10

Synchronous (Parallel) Counters

- All FFs are triggered by CLK simultaneously
- Mod-16 counter.
 - Each FF has J and K inputs connected so they are HIGH only when the outputs of all lower-order FFs are HIGH.
 - The total propagation delay will be the same for any number of FFs.
- Synchronous counters can operate at much higher frequencies than asynchronous counters.





Synchronous (Parallel) Counters


- Each FF should have its J&K inputs connected such that they are HIGH only when the outputs of all lower-order FFs are in the HIGH state.
- Advantages over asynchronous:
 - 1. FFs will change states simultaneously; synchronized to the NGTs of the input clock pulses.
 - 2. Propagation delays of the FFs do not add together to produce the overall delay.
 - 3. The total response time is the time it takes one FF to toggle plus the time for the new logic levels to propagate through a single AND gate to reach the J, K inputs.
- total delay = FF tpd +AND gate tpd





20




















































Analyzing Synchronous Counters • Example of a synchronous up counter. - The control inputs are as follows: $J_C = A \cdot B$, $K_C = C$, $J_B = K_B = A$, $J_A = K_A = \overline{C}$


Synchronous Counter Design


- Determine desired number of bits and desired counting sequence
- Draw the state transition diagram showing all possible states
- Use the diagram to create a table listing all PRESENT states and their NEXT states
- Add a column for each JK input (or other inputs).
 Indicate the level required at each J and K in order to produce transition to the NEXT state.
- Design the logic circuits to generate levels required at each JK input.
- Implement the final expressions.















































Shift Register Counters • Ring Counter • Last FF shifts its value to first FF • Uses D-type FFs (JK FFs can also be used) - Must start with only one FF in the 1 state and all others in the 0 state.

