



- Digital circuits are frequently used for arithmetic operations
- Fundamental arithmetic operations on binary numbers and digital circuits which perform arithmetic operations will be examined.



Binary Addition

- Binary numbers are added like decimal numbers.
- In decimal, when numbers sum more than 9 a carry results.
- In binary when numbers sum more than 1 a carry takes place.
- Addition is the basic arithmetic operation used by digital devices to perform subtraction, multiplication, and division.



Binary Addition

- 0 + 0 = 0
- 1 + 0 = 1
- 1 + 1 = 0 + carry 1
- 1 + 1 + 1 = 1 + carry 1
- E.g.:
 - 1010 (10) 001 (1)
 - +1100 (12) +101 (5)
 - 10110 (22) +111 (7) 1101 (13)



4



Representing Signed Numbers

- Since it is only possible to show magnitude with a binary number, the sign (+ or –) is shown by adding an extra "sign" bit.
- A sign bit of 0 indicates a positive number.
- A sign bit of 1 indicates a negative number.
- The 2's complement system is the most commonly used way to represent signed numbers.



Representing Signed Numbers

- Solution 3: Two's complement represent negative numbers by taking its magnitude, invert all bits and add one:
 - Positive number

+27 = 0001 1011b

- Invert all bits

1110 0100b

Add 1

-27 = 1110 0101b

Unsigned number

2⁷ 2⁶ 2⁰


Orisigned numbe

-2⁷ 2⁶ 2

• Signed 2's complement







dce

Representing Signed Numbers

- So far, numbers are assumed to be unsigned (i.e. positive)
- How to represent signed numbers?
- Solution 1: Sign-magnitude Use one bit to represent the sign, the remain bits to represent magnitude

+27 = 0001 1011 b -27 = 1001 1011 b

= +ve

s magnitude

- Problem: need to handle sign and magnitude separately.
- Solution 2: One's complement If the number is negative, invert each bits in the magnitude

+27 = 0001 1011 b

-27 = 1110 0100 b

 Not convenient for arithmetic - add 27 to -27 results in 1111 1111_h



- Two zero values

dc

Examples of 2's Complement

- A common method to represent -ve numbers:
 - use half the possibilities for positive numbers and half for negative numbers
 - to achieve this, let the MSB have a negative weighting
- Construction of 2's Complement Numbers
 - 4-bit example

Decimal	2's Complement (Signed Binary)			
	-8	+4	+2	+1
5	0	1	0	1
-5	1	0	1	1
7	0	1	1	1
-3	1	1	0	1





Why 2's complement representation? If we represent signed numbers in 2's complement form. subtraction is the same as addition to negative (2's complemented) number. 27 0001 1011 b - 17 0001 0001 b + 10 0000 1010 b 0100 1010 27 0001 1011 b 0101 + - 17 1110 1111 b + 10 0000 1010 b Note that the range for 8-bit unsigned and signed numbers are different. 8-bit unsigned: **0** **+255** 8-bit 2's complement signed number: -128 +127

Comparison Table Binary Unsigned 2' comp Note the "wrap-0111 around" effect 6 0110 6 5 0101 5 of the binary 0100 4 representation 0011 3 2 0010 - i.e. The top of the 0001 1 table wraps 0000 0 15 -1 1111 around to the -2 14 1110 bottom of the 13 1101 -3 12 1100 -4 table 11 1011 10 1010 -6 -7 9 1001 1000

Sign Extension How to translate an 8-bit 2's complement number to a 16-bit 2's complement number? -27 26 20 8 -215 duplicate sign bit 26 20 S This operation is known as sign extension.

Sign Extension

- Sometimes we need to extend a number into more bits
- Decimal
 - converting 12 into a 4 digit number gives 0012
 - we add 0's to the left-hand side
- Unsigned binary
 - converting 0011 into an 8 bit number gives 00000011
 - we add 0's to the left-hand side
- For signed numbers we duplicate the sign bit (MSB)
- Signed binary
 - converting 0011 into 8 bits gives 00000011 (duplicate the 0 MSB)
 - converting 1011 into 8 bits gives 11111011 (duplicate the 1 MSB)
 - Called "Sign Extension"



12

dce 2019

Representing Signed Numbers

- In order to change a binary number to 2's complement it must first be changed to 1's complement.
 - To convert to 1's complement, simply change each bit to its complement (opposite).
 - To convert 1's complement to 2's complement add 1 to the 1's complement.
- A positive number is true binary with 0 in the sign bit.
- A negative number is in 2's complement form with 1 in the sign bit.
- A number is negated when converted to the opposite sign.
- A binary number can be negated by taking the 2's complement of it.



13

Signed Addition

- The same hardware can be used for 2's complement signed numbers as for unsigned numbers
 - this is the main advantage of 2's complement form
- Consider 4 bit numbers:
 - the Adder circuitry will "think" the negative numbers are
 16 greater than they are in fact
 - but if we take only the 4 LSBs of the result (i.e. ignore the carry out of the MSB) then the answer will be correct providing it is with the range: -8 to +7.
- To add 2 n-bit signed numbers without possibility of overflow we need to:
 - sign extend to n+1 bits
- use an n+1 bit adder

14

dce

Addition in the 2's Complement System

- Perform normal binary addition of magnitudes.
- The sign bits are added with the magnitude bits.
- If addition results in a carry of the sign bit, the carry bit is ignored.
- If the result is positive it is in pure binary form.
- If the result is negative it is in 2's complement form.



5

Addition in the 2's Complement System Perform normal binary addition of magnitudes. 1001+9 1001 0 0100 1100 TT0T (+13 0101 (+5) Don't care carry Sign bit Sign bit 1001 1 1001 1100 +4 0 0100 0 0 1 1 (-13) 1 1011 (-5) Don't care carry Sign bit Sign bit 1001 0 1 1 1 0000 (0) Don't care carry Sign bit



Subtraction in the 2's Complement System

- The number subtracted (subtrahend) is negated.
- The result is added to the minuend.
- The answer represents the difference.
- · If the answer exceeds the number of magnitude bits an overflow results.







Multiplication of Signed Numbers by -1

Multiplication and Division by 2^N

• In decimal, multiplying by 10 can be achieved

In binary, this operation multiplies by 2

Binary

1101

11010

110100

- shifting the number left by one digit adding a zero at

In general, left shifting by N bits multiplies by 2^N - zeros are always brought in from the right-hand end

Decimal

13

26

52

- Inverting all the bits of a 2's complement number X gives: -X-1 since adding it back onto X gives -1
- E.g.

by

E.g.

the LS digit

- Hence to multiply a signed number by -1:
 - first invert all the bits
 - then add 1
- Exception:
 - doesn't work for the maximum negative number
 - e.g. doesn't work for -128 in a 8-bit system



Multiplication of Binary Numbers

· This is similar to multiplication of decimal

• Each bit in the multiplier is multiplied by the

· The results are shifted as we move from LSB to

All of the results are added to obtain the final

1001

1001

1100011 (99)

x 1011

1001

0000 1001

(9)

(11)

numbers.

product.

multiplicand.

MSB in the multiplier.







Binary Division

- This is similar to decimal long division.
- It is simpler because only 1 or 0 are possible.
- The subtraction part of the operation is done using 2's complement subtraction.
- If the signs of the dividend and divisor are the same the answer will be positive.
- If the signs of the dividend and divisor are different the answer will be negative.









Summary of Signed and Unsigned Numbers

Unsigned	Signed	
MSB has a positive value (e.g. +8 for	MSB has a negative value (e.g8 for	
a 4-bit system)	a 4-bit system)	
The carry-out from the MSB of an adder can be used as an extra bit of the answer to avoid overflow	To avoid overflow in an adder, need to sign extend and use an adder with one more bit than the numbers to be added	
To increase the number of bits, add zeros to the left-hand side	To increase the number of bits, sign extend by duplicating the MSB	
Complementing and adding 1 converts X to (2N - X)	Complementing and adding 1 converts X to -X	



Multiplication and Division by 2^N

- Right shifting by N bits divides by 2^N
 - the bit which "falls off the end" is the remainder.
 - sign extension must be maintained for 2's complement numbers
 - Decimal:
 - (486)₁₀ divided by 10 gives 48 remainder 6
 - Unsigned:
 - (110101)₂ divided by 2 gives 11010 remainder 1
 - (110101)₂ divided by 4 gives 1101 remainder 01
 - Signed 2's Complement:
 - (110101)₂ divided by 2 gives 111010 remainder 1
 - (110101)₂ divided by 4 gives 111101 remainder 01



BCD Addition

- · When the sum of each decimal digit is less than 9, the operation is the same as normal binary addition.
- When the sum of each decimal digit is greater than 9, a binary 6 is added. This will always cause a carry.

47 BCD 35 BCD

invalid

+6valid



dce

Hexadecimal Arithmetic

- · Hex addition:
 - Add the hex digits in decimal.
 - If the sum is 15 or less express it directly in hex digits.
 - If the sum is greater than 15, subtract 16 and carry 1 to the next position.
- Hex subtraction use the same method as for binary numbers.
- When the MSD in a hex number is 8 or greater, the number is negative. When the MSD is 7 or less, the number is positive.

$$592_{(16)} - 3A5_{(16)}$$
 FFF $-3A5 = C5A$
 $+23C$
 $5EB$ $C5A + 1 = C5B$ is 2's complement of 3A5
 $+ C5B$
 $+ C5B$
 $+ C5B$



dce

Arithmetic Circuits


- Typical sequence of operations:
 - Control unit is instructed to add a specific number from a memory location to a number stored in the accumulator register.
 - The number is transferred from memory to the B register.
 - Number in B register and accumulator register are added in the logic circuit, with sum sent to accumulator for storage.
 - The new number remains in the accumulator for further operations or can be transferred to memory for storage.



27

Arithmetic Circuits

 An arithmetic/logic unit (ALU) accepts data stored in memory and executes arithmetic and logic operations as instructed by the control unit.




dce


Binary Addition


- · Recall the binary addition process
 - A 1 0 0 1
 - + B0011
 - S1100
- LS Column has 2 inputs 2 outputs
 - Inputs: A0 B0
 - Outputs: S0 C1
- · Other Columns have 3 inputs, 2 outputs
 - Inputs: An Bn Cn
 - Outputs: Sn Cn+1
 - We use a "half adder" to implement the LS column
 - We use a "full adder" to implement the other columns
 - Each column feeds the next-most-significant column.





28























Complete Parallel Adder With Registers

Register notation – to indicate the contents of a register we use brackets:

[A]=1011 is the same as $A_3=1$, $A_2=0$, $A_1=1$, $A_0=1$

- · A transfer of data to or from a register is indicated with an arrow
 - [B]→[A] means the contents of register B have been transferred to register A.
- Eg.: 1001 + 0101 using the parallel adder:
 - t1: A CLR pulse is applied
 - t2:1001 from mem-> B
 - t3:1001 + 0000 -> A
 - t4:0101 from mem-> B
 - t5: The sum outputs -> A
 - The sum of the two numbers is now present in the accumulator.





Carry Propagation

- Parallel adder speed is limited by carry propagation (also called carry ripple).
- Carry propagation results from having to wait for the carry bits to "ripple" through the device.
- · Additional bits will introduce more delay.
- · Various techniques have been developed to reduce the delay. The look-ahead carry scheme is commonly used in high speed devices.



