

Miniproject 1

Marc Eftimie

September 28, 2023

<https://github.com/MarcEftimie/VLSI.git>

1 Schematics

1.1 Inverter




Figure 1: Inverts the signal connected to port A.

1.2 NAND




Figure 2: Computed the NAND operation on the signals connected to ports A and B.

1.3 AND




Figure 3: AND logic is obtained by inverting the output of a NAND gate.

1.4 AND Test Harness




Figure 4: Test harness of the AND gate. Voltage pulses are setup to test all possible inputs for A and B.

2 Transient Plots

2.1 AND Transient




Figure 5: The top pain shows the inputs of the AND gate A (blue) and B (red). All permutations of the inputs are tested (00, 01, 10, 11). The bottom pain shows the output of the AND gate Y (blue). The output is high when A and B are high and low at all other times.

3 Layouts

3.1 AND Layout




Figure 6: NAND gate (left) is abutted to an inverter (right) to create a AND gate.

4 Layout Vs Schematic

4.1 LVS Comparison Output

Listing 1: Command output

```
1
2 Circuit 1 cell sky130_fd_pr__pfet_01v8 and Circuit 2 cell
   sky130_fd_pr__pfet_01v8 are black boxes.
3 Equate elements: no current cell.
4 Device classes sky130_fd_pr__pfet_01v8 and sky130_fd_pr__pfet_01v8 are
   equivalent.
5
6 Circuit 1 cell sky130_fd_pr__nfet_01v8 and Circuit 2 cell
   sky130_fd_pr__nfet_01v8 are black boxes.
7 Equate elements: no current cell.
8 Device classes sky130_fd_pr__nfet_01v8 and sky130_fd_pr__nfet_01v8 are
   equivalent.
9
10 Subcircuit summary:
```

11	Circuit 1: inverter	Circuit 2: inverter	
12	-----	-----	-----
13	sky130_fd_pr__pfet_01v8 (1)	sky130_fd_pr__pfet_01v8 (1)	
14	sky130_fd_pr__nfet_01v8 (1)	sky130_fd_pr__nfet_01v8 (1)	
15	Number of devices: 2	Number of devices: 2	
16	Number of nets: 4	Number of nets: 4	
17	-----	-----	-----
18	Netlists match uniquely.		
19			
20	Subcircuit pins:		
21	Circuit 1: inverter	Circuit 2: inverter	
22	-----	-----	-----
23	Y	Y	
24	A	A	
25	VP	VP	
26	VN	VN	
27	-----	-----	-----
28	Cell pin lists are equivalent.		
29	Device classes inverter and inverter are equivalent.		
30			
31	Subcircuit summary:		
32	Circuit 1: nand	Circuit 2: nand	
33	-----	-----	-----
34	sky130_fd_pr__pfet_01v8 (2)	sky130_fd_pr__pfet_01v8 (2)	
35	sky130_fd_pr__nfet_01v8 (2)	sky130_fd_pr__nfet_01v8 (2)	
36	Number of devices: 4	Number of devices: 4	
37	Number of nets: 6	Number of nets: 6	
38	-----	-----	-----
39	Netlists match uniquely.		
40			
41	Subcircuit pins:		
42	Circuit 1: nand	Circuit 2: nand	
43	-----	-----	-----
44	VP	VP	
45	B	B	
46	A	A	
47	VN	VN	
48	Y	Y	
49	-----	-----	-----
50	Cell pin lists are equivalent.		
51	Device classes nand and nand are equivalent.		
52			
53	Subcircuit summary:		
54	Circuit 1: and.spice	Circuit 2: and_xschem.spice	
55	-----	-----	-----
56	inverter (1)	inverter (1)	
57	nand (1)	nand (1)	
58	Number of devices: 2	Number of devices: 2	
59	Number of nets: 6	Number of nets: 6	
60	-----	-----	-----
61	Netlists match uniquely.		
62	Cells have no pins; pin matching not needed.		

```
63 Device classes and.spice and and_xschem.spice are equivalent.  
64  
65 Final result: Circuits match uniquely.  
66 .
```