# Miniproject 2

Marc Eftimie

September 28, 2023

https://github.com/MarcEftimie/VLSI.git

## 1 Schematics

## 1.1 CRSL D Flip Flop




Figure 1: A 14 transistor complementary set-reset logic D flip flop.

#### 1.2 4 Bit Shift Register




Figure 2: A 4 bit shift register comprised of 4 CRSL D flip flops connected in a chain like structure. The input D is delayed by 4 clock cycles by the time it reaches Q. An inverted input D-BAR is provided by an inverter inverting the D input.

#### 1.3 4 Bit Shift Register Test Harness




Figure 3: Test harness of the 4 bit shift register. A 10 MHz clock signal is generated using a voltage pulse. The input D is held low for 900 ns to give the shift register time to empty out the initial unknown state of the shift register. After the 900 ns period, D changes from high to low with a period of 200 ns.

### 2 Transient Plots

### 2.1 4 Bit Shift Register Transient



Figure 4: The top pain shows the input signal D, the output signal Q, and the inverted output signal Q-BAR. The simulation starts by holding the input low for 900 ns to clear the initial unknown state of the register. During this period we see that Q is low along with Q-BAR being high which is expected. Once D goes high, Q goes high 4 clock cycles later which is expected in a 4 bit shift register. When D goes low, again, it takes 4 clock cycles for the output to go low.

## 3 Layouts

## 3.1 CRSL D Flip Flop Layout




Figure 5: CRSL D Flip Flop layout with a width of 3.15 microns and a height of 20.9 microns

#### 3.2 4 Bit Shift Register Layout




Figure 6: 4 Bit Shift Register composed of abutted CRSL D Flip Flops with a width of 14.7 microns and a height of 20.9 microns. The flip flops share common power and clock lines as well as feed inputs and outputs into each other without extra wiring in the top level layout. An inverter is attachted to the front of the shift register to provide the D-BAR signal.

#### 4 Layout Vs Schematic

#### 4.1 LVS Comparison Output

Listing 1: Command output

```
1 Circuit 1 cell sky130_fd_pr__pfet_01v8 and Circuit 2 cell
    sky130_fd_pr__pfet_01v8 are black boxes.
2 Equate elements: no current cell.
3 Device classes sky130_fd_pr__pfet_01v8 and sky130_fd_pr__pfet_01v8 are
    equivalent.
5 Circuit 1 cell sky130_fd_pr__nfet_01v8 and Circuit 2 cell
    sky130\_fd\_pr\_\_nfet\_01v8 are black boxes.
6 Equate elements: no current cell.
7 Device classes sky130_fd_pr__nfet_01v8 and sky130_fd_pr__nfet_01v8 are
   equivalent.
9 Subcircuit summary:
10 Circuit 1: crsl_d_flip_flop
                                     |Circuit 2: crsl_d_flip_flop
11
12 sky130_fd_pr__pfet_01v8 (7)
                                     |sky130_fd_pr__pfet_01v8 (7)
13 sky130_fd_pr__nfet_01v8 (7)
                                     |sky130_fd_pr__nfet_01v8 (7)
Number of devices: 14
                                     |Number of devices: 14
Number of nets: 11
                                     |Number of nets: 11
17 Resolving symmetries by property value.
18 Resolving symmetries by pin name.
19 Netlists match uniquely.
21 Subcircuit pins:
22 Circuit 1: crsl_d_flip_flop | Circuit 2: crsl_d_flip_flop
25 D_BAR
                                     |D_BAR
26 Q
                                     I Q
27 Q_BAR
                                     |Q_BAR
28 CLK
                                     I CLK
29 VP
                                     IVP
                                     IVN
 32 Cell pin lists are equivalent.
33 Device classes crsl_d_flip_flop and crsl_d_flip_flop are equivalent.
35 Subcircuit summary:
36 Circuit 1: inverter
                                     |Circuit 2: inverter
 ______
38 sky130_fd_pr__nfet_01v8 (1)
                                     |sky130_fd_pr__nfet_01v8 (1)
39 sky130_fd_pr__pfet_01v8 (1)
                                     |sky130_fd_pr__pfet_01v8 (1)
40 Number of devices: 2
                                     |Number of devices: 2
Al Number of nets: 4
                                     |Number of nets: 4
42
43 Netlists match uniquely.
45 Subcircuit pins:
46 Circuit 1: inverter
                                     |Circuit 2: inverter
```

```
47
48 Y
                                  ΙY
                                  l A
50 VP
                                  | VP
51 VN
                                  I V N
                                53 Cell pin lists are equivalent.
54 Device classes inverter and inverter are equivalent.
56 Subcircuit summary:
57 Circuit 1: 4_bit_shift_register.spice | Circuit 2: 4
    _bit_shift_register_xschem.spi
58
59 crsl_d_flip_flop (4)
                                  |crsl_d_flip_flop (4)
60 inverter (1)
                                  |inverter (1)
61 Number of devices: 5
                                  |Number of devices: 5
62 Number of nets: 13
                                  |Number of nets: 13
64 Netlists match uniquely.
_{65}| Cells have no pins; pin matching not needed.
66 Device classes 4_bit_shift_register.spice and 4_bit_shift_register_xschem.
   spice are equivalent.
68 Final result: Circuits match uniquely.
```