{"payload":{"feedbackUrl":"https://github.com/orgs/community/discussions/53140","repo":{"id":705720620,"defaultBranch":"main","name":"VLSI-euler-paths","ownerLogin":"MarcEftimie","currentUserCanPush":false,"isFork":false,"isEmpty":false,"createdAt":"2023-10-16T15:04:49.000Z","ownerAvatar":"https://avatars.githubusercontent.com/u/53620308?v=4","public":true,"private":false,"isOrgOwned":false},"refInfo":{"name":"","listCacheKey":"v0:1697493150.0","currentOid":""},"activityList":{"items":[{"before":"5f6603c9e071366c49f7c32549bcbc6598d450c2","after":"910538297c9d52e59c144671b2c505682877646d","ref":"refs/heads/main","pushedAt":"2023-10-30T01:01:03.000Z","pushType":"push","commitsCount":1,"pusher":{"login":"MarcEftimie","name":"Marc Eftimie","path":"/MarcEftimie","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/53620308?s=80&v=4"},"commit":{"message":"Finished design and readme","shortMessageHtmlLink":"Finished design and readme"}},{"before":null,"after":"5f6603c9e071366c49f7c32549bcbc6598d450c2","ref":"refs/heads/main","pushedAt":"2023-10-16T21:52:30.000Z","pushType":"branch_creation","commitsCount":0,"pusher":{"login":"MarcEftimie","name":"Marc Eftimie","path":"/MarcEftimie","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/53620308?s=80&v=4"},"commit":{"message":"PUN and PDN from boolean expression","shortMessageHtmlLink":"PUN and PDN from boolean expression"}}],"hasNextPage":false,"hasPreviousPage":false,"activityType":"all","actor":null,"timePeriod":"all","sort":"DESC","perPage":30,"cursor":"djE6ks8AAAADopsHLAA","startCursor":null,"endCursor":null}},"title":"Activity ยท MarcEftimie/VLSI-euler-paths"}