
debug_enable
debug_enable_IBUF_inst
IBUF
clk
clk_IBUF_inst
IBUF
clk_IBUF_BUFG_inst
BUFG
debug_step_reg_reg
C
CE
D
R
Q
FDRE
debug_next
debug_next_IBUF_inst
IBUF
rst
rst_IBUF_inst
IBUF
db
clk_IBUF_BUFG
debug_enable_IBUF
debug_next_IBUF
debug_step_reg
E
debug_step
debug_step_reg_reg
debouncer
pantalla
AR
clk_IBUF_BUFG
an_OBUF[3:0]
sel[1:0]
display_7seg
cpu
AR
E
clk_IBUF_BUFG
debug_enable_IBUF
debug_step
debug_step_reg
output_reg[31]
sel[1:0]
act_state_OBUF[4:0]
seg_OBUF[6:0]
ruta_de_datos
act_state_OBUF[0]_inst
act_state_OBUF[1]_inst
act_state_OBUF[2]_inst
act_state_OBUF[3]_inst
act_state_OBUF[4]_inst
OBUF
act_state[4:0]
an_OBUF[0]_inst
an_OBUF[1]_inst
an_OBUF[2]_inst
an_OBUF[3]_inst
an[3:0]
seg_OBUF[0]_inst
seg_OBUF[1]_inst
seg_OBUF[2]_inst
seg_OBUF[3]_inst
seg_OBUF[4]_inst
seg_OBUF[5]_inst
seg_OBUF[6]_inst
seg[6:0]