

RISC Architecture

Geeth Karunarathne

Lecture Outline

1. RISC Architecture
2. Data Dependency
3. Registers


Speed of Execution

- D Increase Frequency

- More power
 - More heat
 - Hardware limitations

- D Improved Architecture

- RISC
 - CISC



Instruction Set

- D The instruction set, also called ISA (instruction set architecture), is part of a computer that pertains to programming in machine language.
- D The instruction set provides commands to the processor.
- D The instruction set consists of addressing modes, instructions, native data types, registers, memory architecture, interrupt, and exception handling, and external I/O.

Microprocessor Architecture

- D RISC (Reduced Instruction Set Computer)
- D CISC (Complex Instruction Set Computer)

What is RISC

- D RISC – Reduced Instruction Set Computer
- D Microprocessor architecture that utilizes a **small, highly optimized set of instructions.**
- D More specialized set of instructions found in other types of architectures

Common Features of RISC Architecture

- D One instruction per clock cycle
- D Pipelining
- D Large number of registers

Pipelining

Example...


D Laundry Service

- Wash (30 mins)
- Dry (40 mins)
- Fold (20 mins)

D Four Loads of clothes need to washed, dried and fold.

D The conventional way


- Finish one load before going to the next.
- Takes 6 hours to finish all four loads.



Source: <http://www.ece.arizona.edu/~ece462/Lec03-pipe/>

D Let's try pipelining

- Takes only 3 hours and 40 minutes.




Source <http://www.ece.arizona.edu/~ece462/Lec03-pipe/>

RISC Pipelines

- D 5 basic stages
 - **Fetch** instructions from memory
 - Read Registers and **decode** the instruction
 - **Execute** the instruction
 - **Access** an operand in data **memory**
 - **Write** the **result** into a register
- D Ideally, each stage in pipeline should take one clock cycle to execute
- D In practice, it may take longer than one cycle per instruction

RISC Pipeline



IF – Instruction Fetch
ID – Instruction Decode
EX – Execute
MA – Memory Access
WB – Write Back

Data dependency (stalling)

add \$r3, \$r2, \$r1

add \$r5, \$r4, \$r3

...

- D Reading R3 in second instruction has to wait till first instruction writes it's result to R3
- D Data dependency affects long pipelines since it'll take a longer period of time to reach final register writing stage.
- D **Code reordering:** If other instructions has nothing to do with the first 2, they are run in between.

Pipeline developments

D Superpipelining


- Dividing pipeline into more steps
- More pipe steps, faster the pipeline
- e.g.
 - Instruction fetch (1st half)
 - Instruction fetch (2nd half)
 - Register fetch
 - Instruction execute
 - Data cache access (1st half)
 - Data cache access (2nd half)
 - Tag check
 - Write back
- Instruction fetch and data cache access divided into 2 stages

D Superscalar pipelining

- Multiple stages of all/some of the pipeline stages
 - Internal components of the processor are replicated
 - Handle several instructions in parallel

D Dynamic pipelines: capability to schedule around stalls

- Instruction fetch and decode unit
- Functional units
 - Reservation station: buffer holds operands and operations
- Commit unit



Registers

- D Storage space for units of memory
 - Hold temporary values while working on longer strings of instructions
- D Transfer data for immediate use
- D Common types
 - Memory address register
 - Memory buffer register
 - Input output address register
 - Input output buffer register
 - Shift register

Register Windows

- D Improve performance of procedure calls
 - Computer programs compete for the use of registers
 - A function may attempt to use all registers visible
- D A set of registers that are visible (allocated) to the function
- D Other registers are made invisible

Register Renaming

- D Abstracts logical registers from physical registers
- D Eliminates false data dependency

```
r1 = m[1024]  
r1 = r1 + 2  
m[1032] = r1 } dependent  
  
set 1  
  
r1 = m[2048]  
r1 = r1 + 4  
m[2056] = r1 } dependent  
  
set 2
```

*Dependency sets can be
clearly distinguished after
renaming*

```
r1 = m[1024]  
r1 = r1 + 2  
m[1032] = r1  
  
r2 = m[2048]  
r2 = r2 + 4  
m[2056] = r2
```

Thank You...!