

5-level diode clamped 1-phase inverter.


Output voltage V_o has the same waveform given for the 5 level CTH inverter.

03/01
2024

(iii) Flying Capacitor inverter.

This inverter too does not need different isolated DC series sources at the input, but a single DC source with a capacitor divider. (i.e. same as in diode clamped inverter.)

This inverter uses "capacitors" instead of clamping diodes to produce output voltage states, which we call "flying capacitor". Each flying capacitor is pre-charged to the voltage equal to one step of V_o .



3-level • FC (flying capacitor) 1-phase inverter.

For FC inverters, all available switching states are valid states, so we can use truth-table type input-output relationship.


S_1	S_2	V_o
0	0	$-V_d$
0	1	0
1	0	0
1	1	$2V_d$

Annotations: i_o (+)ve C_1 discharge
 i_o (-)ve C_1 charge.
 i_o (+)ve C_1 charge.
 i_o (-)ve C_1 discharge.

- We have 2 alternative switching states to obtain $V_o = 0$, and this is called as having a "switching state redundancy". We use this redundancy to regulate the voltage across the flying capacitor at its pre-charged level of V_d .

i_o is positive and

For example, if $V_{ci} < V_d$, the $V_o = 0$ will be obtained using $S_1, S_2 = 10$, or if $V_{ci} > V_d$, using $S_1, S_2 = 01$.




- As evident from circuit the 3-phase flying capacitor inverter can function without AC-link capacitors Cd_1, Cd_2 . This is exactly the case in practice which occurs relative financial advantage over the diode clamped inverter. Not only the financial benefit but also some operational benefits are guaranteed due to the absence of Cd_1 and Cd_2 .

Note

In diode clamp inverters, two voltage among the AC-link capacitors, Cd_1, Cd_2, \dots etc. will not remain equal during operation. Some capacitors exceed V_d while some others fall below but total voltage of all Cd 's remain fixed.

In practice we need the separate and dedicated circuit called "AC link voltage balancing circuit" regulate voltage across each Cd at V_d & irrespective of the load current. Such circuits operates independently with the interference normal operation of the inverter.



5-level 1-phase BFC Inverter. $C_1 - C_4$ = Flying Capacitor

$C_{d1} - C_{d4}$ = DC-link Capacitor

Switches S1-S6 are controlled by digital inputs.

Output voltage V_{out} is the sum of the DC-link voltage and the voltages across the flying capacitors.

Diodes D1-D6 are anti-parallel to the switches.

Output voltage V_{out} is the sum of the DC-link voltage and the voltages across the flying capacitors.

Diodes D1-D6 are anti-parallel to the switches.

Output voltage V_{out} is the sum of the DC-link voltage and the voltages across the flying capacitors.

Diodes D1-D6 are anti-parallel to the switches.

Output voltage V_{out} is the sum of the DC-link voltage and the voltages across the flying capacitors.

Diodes D1-D6 are anti-parallel to the switches.

Output voltage V_{out} is the sum of the DC-link voltage and the voltages across the flying capacitors.

Diodes D1-D6 are anti-parallel to the switches.

Output voltage V_{out} is the sum of the DC-link voltage and the voltages across the flying capacitors.

Diodes D1-D6 are anti-parallel to the switches.

Output voltage V_{out} is the sum of the DC-link voltage and the voltages across the flying capacitors.

Diodes D1-D6 are anti-parallel to the switches.

S_1	S_2	S_3	S_4	V_o
0	0	0	0	-2Vd
0	0	0	1	-Vd
0	0	1	0	-Vd
0	0	1	1	0
0	1	0	0	-Vd
0	1	0	1	0
0	1	1	0	0
0	1	1	1	Vd
1	0	0	0	-Vd
1	0	0	1	0
1	0	1	0	0
1	0	1	1	Vd
1	1	0	0	0
1	1	0	1	Vd
1	1	1	0	Vd
1	1	1	1	2Vd

- Each flying capacitor $C_1 \sim C_6$ is pre-charged to voltage V_d .
- No. of different V_o states ~~are~~ are

$$2Vd \rightarrow 1$$

$$Vd \rightarrow 4$$

$$0 \rightarrow 6$$

$$-Vd \rightarrow 4$$

$$-2Vd \rightarrow 1$$



$$\sum = 16$$

~~by 6P shortcircuited positions 1-4~~


$$(a+b)^4 = a^4 + 4a^3b + 6a^2b^2 + 4ab^3 + b^4$$

- Redundant switching states are selectively and adaptively used to regulate the voltage across each flying capacitor at its pre-charged value of V_d , during the operation.

(IV) Modular Multi-level inverter



Basic switching cell of an MM1.



3-level, 1 phase modular multi-level inverter.

All switching combinations are valid.

S_1	S_2	V_0
0	0	$-V_d$
0	1	0
1	0	$+V_d$
1	1	$2V_d$

At any time at two no.s of capacitors are connected in series on the full ~~leg~~^{leg}, thus satisfying the KVL.

A center tap inductor is used of the middle to absorb transient voltages during switchovers, and thereby to minimise current spikes, rushing through the leg.

For shift patterns and switching sequence logic

The 5-level inverter has the same structure but 4 cells in the upper half and 4 cells in the lower half.

The center-point of the potential divider is not connected to the phase leg, so we can skip the potential divider altogether when constructing 3 phase inverters. Furthermore, regulating of voltage across capacitors in individual cells is straight forward, without having to execute complex algorithms.

Phase shifting (P)

Level箇換箇換 (L)

Level箇替箇替 (L)

Level箇換箇換 (L)

Level箇換箇換 (L)

Level箇換箇換 (L)

Level箇換箇換 (L)

Level箇換箇換 (L)

Shifted and split phase option not implemented yet
and, a bit more effort option will be added making a total
option of 340

Phase shift based on demand generated by

frequency, phase change with respect to previous shift
input value need to decide next phase change is done w/
the initial condition being the current shift in

frequency, phase change with respect to previous shift

input value need to decide next phase change is done w/
the initial condition being the current shift in

frequency, phase change with respect to previous shift

input value need to decide next phase change is done w/
the initial condition being the current shift in

Pulse Width Modulated (PWM) Inverters.

(a) Introduction

Pulse width modulated inverters use the same power circuit as the that used by square-wave inverters but different switching schemes. These inverters produce "pulsed-output voltage waveform" that can be easily filtered to obtain the sinusoidal fundamental component.

Separate filter is required to filter the harmonics.



We have quite a few no. of different switching schemes, called PWM schemes.

- (i) Square-wave PWM.
- (ii) Sinusoidal PWM.
- (iii) Regular sampled PWM.
- (iv) Harmonic Elimination PWM.
- (v) Distortion Minimization PWM.
- (vi) Voltage vector PWM.
- (vii) Current control PWM etc.

Each scheme, except for voltage PWM has the 1 phase and 3 phase options. The voltage vector PWM has 3 phase option only.

All discussions follow will be based on 1-level PWM only.


All PWM inverters, except for square-wave PWM, produce a V_o with a significantly lesser amount of lower order harmonics. All PWM inverters offer voltage controllability within the inverter control.

b) Square - Wave PWM.

Square wave PWM offers voltage controllability but not harmonic reduction. So, we do not filter V_o , in view of separating the fundamental with a square wave PWM inverter.

- Note that whenever the term "square wave" becomes part of the name , the inverter does not give harmonic reduction in V_o .

(i) Single - phase inverter.



characteristics of these devices are critically looked of in the design.

We have 2 alternative switching schemes to obtain square wave PWM.

- Bipolar switching schemes.
- Unipolar switching schemes.