



## **GENERAL SIR JOHN KOTELAWALA DEFENCE UNIVERSITY**

Faculty of Engineering

Department of Electrical, Electronic and Telecommunication Engineering

BSc Engineering Degree

Semester 4 Supplementary Examination – September/October 2019

(Intake 34 - ET)

### **ET4082 – SEMICONDUCTOR AND SOLID STATE DEVICES**

Time allowed: 2 hours

30<sup>th</sup> September, 2019

---

#### **INSTRUCTIONS TO CANDIDATES**

This paper contains 4 questions on 4 pages

Answer all **FOUR** questions

This is a closed book examination

This examination accounts for **70%** of the module assessment. A total maximum mark obtainable is 100. The marks assigned for each question and parts thereof are indicated in square brackets

If you have any doubt as to the interpretation of the wordings of a question, make your own decision, but clearly state it on the script

Assume reasonable values for any data not given in or provided with the question paper, clearly make such assumptions made in the script

All examinations are conducted under the rules and regulations of the KDU

**THIS PAGE IS INTENTIONALLY LEFT BLANK**

### ***Important Equations***

$$C_{ox} = \frac{\epsilon_{ox}}{t_{ox}}$$

$$k' n = \mu_n C_{ox}$$

$$i_D = \frac{1}{2} k' n \frac{W}{L} V_{ov}^2$$

$$r_{DS} = \frac{1}{k' n \frac{W}{L} V_{ov}}$$

### **QUESTION 1**

Solid materials are important in fabrication of electronics components. They are classified in to three types, depending on their atomic structures.

- (a) Explain the atomic structures of crystalline and polycrystalline types. [04]
- (b) Explain how conductivity is varies in semiconductors and conductors, using the band theory [06]
- (c) Explain how could the conductivity of semiconductor increased by doping [07]
- (d) Explain the Fermi Level arrangement and Band Structure of forward biased **p-n** Junction [08]

### **QUESTION 2**

- (a) Calculate the total charge stored in the channel of an NMOS transistor having  $C_{ox} = 6 \text{ fF}/\mu\text{m}^2$ ,  $L = 0.25 \mu\text{m}$ , and  $W = 2.5 \mu\text{m}$ , and operated at  $V_{ov} = 0.5V$  and  $V_{ds} = 0V$ . [05]
- (b) A circuit designer intending to operate a MOSFET in saturation region by considering the effect of changing the device dimensions and operating voltages on the drain current. Explain, what factor does change, in each of the following cases.
  - i. The channel length is doubled.
  - ii. The channel width is doubled.[10]
- (c) A process technology which  $L_{min} = 0.18\mu\text{m}$  (0.18- $\mu\text{m}$  fabrication process) is specified to have  $t_{ox} = 4nm$ ,  $\mu_n = 450\text{cm}^2/\text{V.s}$ , and  $V_t = 0.5V$ . ( $\epsilon_{ox} = 3.45 \times 10^{-11} \text{ F/m}$ )
  - i. Find the value of the process transconductance parameter ( $K'$ ). [04]

- ii. For a MOSFET with minimum length fabricated in this process, find the required value of  $W$  so that the device exhibits a channel resistance  $r_{DS}$  of  $1k\Omega$  at  $V_{GS} = 1V$ .

[06]

### **QUESTION 3**

- (a) Explain the operation of pull – down Network constructed of NMOS transistors [05]  
 (b) Explain the operation of circuit diagram in Figure Q3.1. [05]




Figure Q3.1

- (c) Construct following gate circuits using NMOS and PMOS transistors  
 i. Two-input NAND gate  
 ii. Two-input XOR gate  
 iii. Two-input NOR gate

[15]

### **QUESTION 4**

The Semiconductor manufacturing is a major industry in the world. The semiconductor manufacturing process consists of main four steps.

- (a) Explain the main steps in silicon manufacturing [07]  
 (b) What is Photolithography [05]  
 (c) Explain the arrangement of projection exposure method. [05]  
 (d) Write short note on two topics listed below  
     i. Ion Implantation  
     ii. Local Oxidation [08]

**END OF THE QUESTION PAPER**