# Fully Associative Mapped Cache Memory System David Murphy, Brent Simmons, Marc-Andre Couturier University of New Brunswick Fredericton

ECE 3242

Winter 2016

## Table of Contents

Abstract	2
Reference System	3
Specifications	3
Design	3
Matrix addition	4
Enhanced System	4
Specifications	5
Design	5
Results Section	9
Conclusion	10
References	11
Appendix A	12
Code	13
Figures	40

#### 2

#### **Abstract**

The scope of this document is to describe in a concise way, the design, implementation and benchmarking of two systems. The first system, reference, is partially provided by the professor of the course. This system needs to be modified to meet the reference system requirements. The second system, enhanced, must implement a fully associative mapped cache to the reference. The two architectures must then be benchmarked to provide concrete evidence of: both architectures behaving as expected and to quantify the performance difference between the two architectures.

#### **Problem Statement**

We were tasked to design, simulate and implement a fully associative cache memory system in VHDL using Altera Quartus II and to compare it to a reference system without cache memory to verify the performance enhancement.

#### **Reference System**

This system is meant to be the main building block of the cached system as well as a benchmark to assess the improvement achieved by the cached system.

#### **Specifications**

- i. Main memory size should be 4kbytes of 16 bits words (address width of 12 bits). See appendix for detailed steps.
- ii. The speed of memory module is controlled by the memory clock, which has to be changed to 1/8 of the CPU clock.
- iii. System modification will require changes to the microprocessor module (instantiate the new memory module and new address width) and to the controller module (to deal with the new memory timing).

#### Design

The m9k memory was implemented as indicated in the project manual provided. We have used the ".mif" file format to program the contents of the memory (See appendix – Matrix\_addition.mif). A for loop was used in the top level entity to reduce the memory clock to 1/8th of the system clock. Delays had to be introduced in the controller as to assure memory was read and write properly (See appendix – controller.vhd). That was necessary because of the assumption that the original systems' memory would read/write in only 1 clock cycle. However, the m9k memory needs 1 extra clock cycle to operate properly. The system was then tested and proper behavior was observed.

The m9k memory does operate at 1/8<sup>th</sup> the speed of the system clock, but it is always running. This means that the memory access time has the potential to take a variable number of clock cycles, but this kind of memory access is the same for both the reference and enhanced system. In the code for memory access, a memory ready flag is set to observe when the memory has completed reading and writing. This memory ready flag waits for two rising edges as the m9k memory takes this long to process the command. Therefore, the time it takes to access memory depends on when the read and write flags are triggered. Since the memory ready flag could be triggered at any time relative to the 1/8<sup>th</sup> memory clock, the range of cycles memory access can take is between 9 and 15 cycles per access. This is true for both the reference and enhanced systems.

**Note.** The range of cycles memory access can take is assumed to effect both systems the same as we are simulating the exact same code on the systems. The number of cycles is assumed to average to the same memory access time in both systems.

#### **Matrix addition**

The matrix addition program implements the m9k memory module with the required operations to perform a 5 x 5 matrix addition. Two new operational codes were implemented. These were implemented to provide the necessary functionality to do matrix addition on the system. The two operational codes are code 8 and 9. (See appendix – MP\_lib.vhd).

- 1. Op-Code 0x8: It is called mov5 and will read the memory location specified in a register and write the information read into a register. The pseudo code for the operation looks like this: RF[r2] < mem[RF[r1]].
- 2. Op-Code 0x9: It is called jz2 and will jump to a memory address regardless of the value of RF[1]. The organization of the instruction set is shown as:

OP CODE	r1	r2	Not used

#### **Enhanced System**

This architecture was implemented using the reference system as a base. It is to be tested using the same benchmark that was used to test the reference system. The cache system is expected to provide faster execution time compared to the reference system.

#### **Specifications**

- i. Main memory size should be 4kbytes of 16 bits words (address width of 12 bits).
- ii. Memory should be implemented with M9K units as before.
- iii. Cache size should be 32 words of 16 bits (8 lines of 4 words).
- iv. Mapping scheme: fully associative.
- v. Writing scheme: write back.
- vi. CPU will not access main memory directly but through the cache.

#### Design

Cache. The cache block was implemented in three parts: the cache controller, SRAM and TRAM (See appendix – TRAM.vhd, SRAM.vhd, and cache\_controller.vhd). The cache controller coordinated all behaviors exhibited by the cache block. The TRAM holds the values of the tags' of each line present in cache. The SRAM holds the cached data. The general structure described above is shown in Figure 1.

Cache controller. The cache controller is the interface between the CPU and its memory. All memory accesses are handled by the cache controller. When memory access is needed, the controller in the CPU waits and triggers a flag for memory to be accessed. The cache controller processes the request and then triggers a flag that memory is ready to be used by the CPU.

The cache controller has finite state machine. This is the way it differentiates between the incoming read/write signals and whether it can access cache or main memory. The following is a description of the state machine implemented in the cache controller. When a memory access request is made, the state machine starts. If memory is not needed, the cache controller resets to state S0.

State S0 uses the top ten bits, the tag, to read from the TRAM tag table to check if the tag is there. A cache hit flag is set based upon finding the tag in TRAM; a cache hit is logical '1' and a cache miss is logical '0'.

State S1 decides what memory to access (cache or main) and what the operation is (read or write). This is based off cache hit flag and the read/write enable operations.

Cache Hit. If the cache hit flag is set logical '1', then the tag is found in cache. The proper read/write operations are set and the cache memory is accessed. The state goes to S2. State S2 is a wait state that allows for the operation to be performed on the cache memory and, importantly, signals that memory is ready for the CPU to use. S2 goes to S0 to restart the process again.

Cache Miss. If the cache hit flag is set to logical '0', then the tag is not in cache. First, the tag to be replaced is checked to see if it is 'dirty'; this check is to see if any of the data contained in the tag has been written to/altered. If it has, this has to be written back to main memory first. If not, main memory can be accessed normally.

Main Memory Read. On a cache miss and the tag is not 'dirty', this means that a block of main memory needs to be brought into cache memory. This triggers a read operation and the state is called S\_mem1. There are two wait states that allow for the memory to be read called S\_mem1b and S\_mem1c. Then state S\_mem2 which writes the data obtained from memory into the cache. This state then goes to S0 to repeat the process. A cache hit should be triggered at this time.

Main Memory Write. On a cache miss and the tag is 'dirty', this means that a block of main memory needs to first written to memory and then the new data needs to be brought into cache memory. The state main\_write\_state is entered. This waits until for main memory and then passes to main\_write\_stateb which allows for the finishing of the write operation. This state then goes to S0 to repeat the process. A main memory read should be triggered at this time.

**Replacement policy.** A First In, First Out policy (FIFO) is used when replacement is necessary. This policy comes into effect when the tag that the memory access needs in not in TRAM i.e. a cache miss. The cache controller keeps track of the index of the cache line to be replaced. It replaces both the tag in the TRAM table and the corresponding cache line in SRAM.

*Optimizations.* A different replacement policy could have been used. The FIFO policy was chosen as it was the simplest to implement. Other algorithms that incorporate the 'dirty' bit or how often specific tags are reference could be used as well.

The way the write back is implemented could be improved upon as well. If it executed in parallel with other instructions, this would cut down on the time it takes to access main memory within the cache.

A possible enhancement of both systems could be achieved through the use of an enable on the m9k memory. This would allow for a constant instead of the variable access time.




Figure 1. A cache read shown by the address line containing the data. The TRAM tag then gets the data, a cache hit is triggered, and the corresponding cache line is read from SRAM. This is then output back to the CPU.




Figure 2. This is showing how TRAM reads the index of the tag to data out. Shown is 3FF being looked for in the tag table. When the reset signal is not high, the table reads the index in one clock cycle.




Figure 3. This is showing how TRAM writes the tag into the table. Shown is 321 being written into the tag table at the index of data out. When the write signal is enable, it only takes one clock cycle.




Figure 4. Showing a cache write then read. The value 0x000F was written to tag 0x002. This was then read out on the 'q' output line.


#### **Results Section**

After running the benchmark program on both systems it was found that the enhanced system performed 54% better than the reference system. The reference system took 6690 cycles to complete and enhanced system took 4340 cycles.

The enhanced system performed better because the cache access time, 3 cycles, is significantly faster than the m9k access time, 9 to 15 cycles. The total access time of the enhanced system was larger than the cache access time because of the penalties incurred in a cache miss and write back time.

Figure 5. Enhanced system execution time running the 5 x 5 benchmark matrix addition. The total clock cycles for execution was 4340 cycles of the system clock.

Figure 6. Reference system execution time running the 5 x 5 benchmark matrix



addition. The total clock cycles for execution was 6690 cycles of the system clock.

#### Conclusion

The enhanced system outperformed the reference system. It was proven to be faster when executing the benchmark program. There are some optimizations that could be performed on the system though.

The strength is that the cache system is that it loads memory in blocks and stores recently used instructions in the cache, therefore increasing the performance of the system. It also uses a modular structure for the cache.

The weaknesses of the cache system are that we are using a FIFO replacement algorithm which is not the optimal replacement algorithm that could have been implemented. FIFO was chosen for its simplicity. Another weakness is the memory access time not being constant because of the different clock speeds used. It may be rectified but it was not deemed critical as it is implemented the same in both systems.

A different replacement policy could have been used. The FIFO policy was chosen as it was the simplest to implement. Other algorithms that incorporate the 'dirty' bit or how often specific tags are reference could be used as well.

The way the write back is implemented could be improved upon as well. If it executed in parallel with other instructions, this would cut down on the time it takes to access main memory within the cache.

A possible enhancement of both systems could be achieved through the use of an enable on the m9k memory.

This would allow for a constant instead of the variable access time.

There is also a wasted cycle in the controller.vhd. This is due to the memory ready tag being set and then the next state is set. This could be optimized by using a custom wait cycle for each memory access operation.

#### References

[1] Intel. (n.d.). Cache Architecture. Retrieved February 26, 2016, from <a href="http://download.intel.com/design/intarch/papers/cache6.pdf">http://download.intel.com/design/intarch/papers/cache6.pdf</a>

[2] Stallings, W. (2006). *Computer organization and architecture: Designing for performance* (8th ed.). Upper Saddle River, NJ: Pearson Prentice Hall.

# Appendix A




Figure 7. The Fibonacci Series being executed by cache memory. It outputs the first seven results.

#### Code

```
-- Simple Microprocessor Design (ESD Book Chapter 3)
-- Copyright 2001 Weijun Zhang
-- Controller (control logic plus state register)
-- VHDL FSM modeling
-- controller.vhd
______
library ieee;
use ieee.std logic 1164.all;
use ieee.std logic arith.all;
use ieee.std logic unsigned.all;
use work.MP lib.all;
entity controller is
port( clock: in std logic;
   pass control to controller :in std logic;
   rst: in std logic;
   IR word: in std logic vector(15 downto 0);
   RFs ctrl: out std logic vector(1 downto 0);
   RFwa ctrl: out std_logic_vector(3 downto 0);
   RFr1a ctrl: out std logic vector(3 downto 0);
   RFr2a ctrl: out std logic vector(3 downto 0);
   RFwe ctrl: out std logic;
   RFrle ctrl: out std logic;
   RFr2e ctrl: out std logic;
   ALUs ctrl: out std logic vector(1 downto 0);
    jmpen ctrl: out std logic;
   PCinc ctrl: out std logic;
   PCclr ctrl: out std logic;
   IRld ctrl: out std logic;
   Ms_ctrl: out std_logic_vector(1 downto 0);
Mre_ctrl: out std_logic;
   Mwe_ctrl: out std_logic;
oe_ctrl: out std_logic;
   current state : out std logic vector(7 downto 0);
   mem ready controller: out std logic;
   jmpen ctrl2 : out std logic
);
end controller;
architecture fsm of controller is
 type state type is ( S0,S1,S1a,S1b,S2,S3,S3a,S3b,S4,S4a,S4b,S5,S5a,S5b,
S6, S6a, S7, S7a, S7b, S8, S8a, S8b, S9, S9a, S9b, S10, S11, S11a, S12, S12a, S12b, S13, S13a, S
13b, WAIT STATE);
 signal state: state type;
   signal next state: state type;
   signal count : integer:=0;
begin
 process(clock, rst, IR word)
   variable OPCODE: std logic vector(3 downto 0);
```

```
begin
  if rst='1' then
  Ms ctrl <= "10";
  PCclr ctrl <= '1';</pre>
                               -- Reset State
  PCinc ctrl <= '0';</pre>
  IRld ctrl <= '0';</pre>
  RFs ctrl <= "00";
  Rfwe ctrl <= '0';</pre>
  Mre ctrl <= '0';</pre>
  Mwe ctrl <= '0';
  jmpen ctrl <= '0';</pre>
  oe ctrl <= '0';
  state <= S0;
  elsif (clock'event and clock='1') then
  case state is
    when S0 => PCclr_ctrl <= '0'; -- Reset State
            current state <= x"00";</pre>
            state <= S1;
    when S1 => PCinc ctrl <= '0';
            current state <= x"01";</pre>
            IRld ctrl <= '1'; -- Fetch Instruction</pre>
            Mre ctrl <= '1';</pre>
            RFwe ctrl <= '0';
            RFr1e ctrl <= '0';
            RFr2e ctrl <= '0';
           Ms ctrl <= "10";
            Mwe ctrl <= '0';
            jmpen ctrl <= '0';</pre>
           jmpen_ctrl2 <= '0';</pre>
            oe ctrl <= '0';
            next state <= S1a;</pre>
            pass control to cache <= '1';
           state <= WAIT STATE;</pre>
       when S1a =>
           current state <= x"A1";</pre>
         IRld ctrl <= '0';</pre>
         PCinc ctrl <= '1';</pre>
         Mre ctrl <= '0';</pre>
           state <= S1b;
                                       -- Fetch end ...
    when S1b => PCinc ctrl <= '0';
            current state <= x"B1";</pre>
          state <= S2;
    when S2 =>
                current state <= x"02";</pre>
                OPCODE := IR word(15 downto 12);
              case OPCODE is
                                 state <= S3;
                when mov1 =>
                when mov2 \Rightarrow state \Leftarrow S4;
                when mov3 => state <= S5;
                when mov4 => state <= S6;
when add => state <= S7;
when subt => state <= S8;
when jz => state <= S9;</pre>
```

```
when halt => state <= S10;
           when readm => state <= S11;
when mov5 => state <= S12;</pre>
            when jz2 \Rightarrow state \le S13;
           when others => state <= S1;
            end case;
when S3 =>
       current state <= x"03";</pre>
       RFwa ctrl <= IR word(11 downto 8);
       RFs ctrl <= "01"; -- RF[rn] <= mem[direct]</pre>
       Ms ctrl <= "01";
       Mre ctrl <= '1';</pre>
       Mwe ctrl <= '0';
       next state <= S3a;</pre>
       pass control to cache <= '1';
      state <= WAIT STATE;</pre>
when S3a =>
      current state <= x"A3";</pre>
      RFwe ctrl <= '1';
    Mre ctrl <= '0';</pre>
      state <= S3b;
when S3b =>
      current state <= x"B3";</pre>
       RFwe ctrl <= '0';
       state <= S1;
when S4 =>
       current state <= x"04";</pre>
       RFr1a_ctrl <= IR_word(11 downto 8);</pre>
       RFr1e_ctrl <= '1'; -- mem[direct] <= RF[rn]</pre>
       Ms ctrl <= "01";
       ALUs ctrl <= "00";
       IRld ctrl <= '0';</pre>
       state <= S4a;
                                 -- read value from RF
when S4a =>
      current state <= x"A4";</pre>
       Mre ctrl <= '0';</pre>
       Mwe ctrl <= '1';
       next state <= S4b;</pre>
       pass control to cache <= '1';
       state <= WAIT STATE;</pre>
when S4b \Rightarrow
       current state <= x"B4";</pre>
       Ms ctrl <= "10";
       Mwe ctrl <= '0';
       state <= S1;</pre>
when S5 =>
       current_state <= x"05";</pre>
       RFr1a ctrl <= IR word(11 downto 8);</pre>
       RFr1e ctrl <= '1'; -- mem[RF[rn]] <= RF[rm]</pre>
       Ms ctrl <= "00";
       ALUs ctrl <= "01";
       RFr2a ctrl <= IR word(7 downto 4);</pre>
```

```
RFr2e ctrl <= '1'; -- set addr.& data
      state <= S5a;
when S5a =>
      current state <= x"A5";</pre>
      Mre ctrl <= '0';</pre>
      Mwe ctrl <= '1'; -- write into memory
      next state <= S5b;</pre>
      pass control to cache <= '1';
      state <= WAIT STATE;</pre>
when S5b =>
      current state <= x"B5";</pre>
      Ms ctrl <= "10";-- return
      Mwe ctrl <= '0';
      state <= S1;
when S6 =>
      current state <= x"06";</pre>
      RFwa ctrl <= IR word(11 downto 8);
      RFwe ctrl <= '1'; -- RF[rn] <= imm.
      RFs ctrl <= "10";
      IRld ctrl <= '0';</pre>
      state <= S6a;
when S6a =>
      current state <= x"A6";</pre>
      state <= S1;
when S7 =>
      current state <= x"07";</pre>
      RFr1a ctrl <= IR word(11 downto 8);</pre>
      RFr1e_ctrl <= '1'; -- RF[rn] <= RF[rn] + RF[rm]</pre>
      RFr2e ctrl <= '1';
      RFr2a ctrl <= IR word(7 downto 4);</pre>
      ALUs ctrl <= "10";
      state <= S7a;
when S7a =>
      current state <= x"A7";</pre>
      RFr1e ctrl <= '0';
      RFr2e ctrl <= '0';
      RFs ctrl <= "00";
      RFwa ctrl <= IR word(11 downto 8);
      RFwe ctrl <= '1';
      state <= S7b;
when S7b =>
      current state <= x"B7";</pre>
      state <= S1;
when S8 =>
      current state <= x"08";</pre>
      RFr1a ctrl <= IR word(11 downto 8);</pre>
      RFr1e ctrl <= '1'; -- RF[rn] <= RF[rn] - RF[rm]</pre>
      RFr2a ctrl <= IR word(7 downto 4);</pre>
      RFr2e ctrl <= '1';
      ALUs ctrl <= "11";
      state <= S8a;
when S8a =>
      current state <= x"A8";</pre>
```

```
RFr1e ctrl <= '0';
      RFr2e_ctrl <= '0';</pre>
      RFs ctrl <= "00";
      RFwa ctrl <= IR word(11 downto 8);
      RFwe ctrl <= '1';
      state <= S8b;
when S8b =>
      current state <= x"B8";</pre>
      state <= S1;
when S9 =>
      current state <= x"09";</pre>
      jmpen_ctrl <= '1';</pre>
      RFr1a ctrl <= IR word(11 downto 8);
      RFrle ctrl \leftarrow '1'; -- jz if R[rn] = 0
      ALUs ctrl <= "00";
      state <= S9a;
when S9a =>
      current state <= x"A9";</pre>
      state <= S9b;
when S9b =>
      current state <= x"B9";</pre>
      jmpen_ctrl <= '0';</pre>
    state <= S1;
when S10 \Rightarrow
      current state <= x"0A";</pre>
      state <= S10; -- halt
when S11 =>
      current_state <= x"0B";</pre>
      Ms ctrl <= "01";
      Mre ctrl <= '1'; -- read memory</pre>
      Mwe ctrl <= '0';
      next state <= S11a;</pre>
      pass control to cache <= '1';
      state <= WAIT STATE;</pre>
when S11a =>
      current state <= x"AB";</pre>
      oe ctrl <= '1';
      state <= S1;
  -- this should do : R2 <= mem[RF[r1]] (inverse of MOV3)
  -- copied mov3 code as a starting point
  -- does not work( 10/03/2016 4:45pm )
  -- updated and tested : new works (13/03/2016)
  when S12 \Rightarrow
      current state <= x"0C";</pre>
      RFr1a ctrl <= IR word(11 downto 8);</pre>
      Ms_ctrl <= "00";
      Mre ctrl <= '1';</pre>
      RFwe ctrl <= '0';
      RFr1e ctrl <= '1';
      RFr2e ctrl <= '0';
      RFs ctrl <= "01";
      Mwe ctrl <= '0';
      next state <= S12a;</pre>
```

```
pass control to cache <= '1';
        state <= WAIT STATE;</pre>
        --state<=S12a;
  when S12a =>
  current state <= x"AC";
       Mre ctrl <= '0';</pre>
        RFs ctrl <= "01";
        RFwa ctrl <= IR word(7 downto 4);
        RFwe ctrl <= '1';
        state<=S12b;
  when S12b =>
        current state <= x"BC";</pre>
        Ms ctrl <= "10";-- return
        Mwe ctrl <= '0';
        state <= S1;
when S13 =>
        current state <= x"0D";</pre>
        jmpen ctrl2 <= '1';</pre>
        jmpen ctrl <= '0';</pre>
        RFr1a ctrl <= IR word(11 downto 8);</pre>
        RFrle ctrl <= '1'; -- jz R[rn]</pre>
        ALUs ctrl <= "00";
        state <= S13a;
  when S13a =>
        current state <= x"1D";</pre>
        state <= S13b;
  when S13b =>
        current state <= x"2D";</pre>
        jmpen ctrl2 <= '0';</pre>
        jmpen ctrl <= '0';</pre>
      state <= S1;
    -- A
    --can SAVE one clock cycle with customized
    -- states for each wait state.
    -- i.e. execute the next state when count = 1
    -- -> no wasted clock cycles
    when WAIT STATE =>
        current state <= x"FF";</pre>
        if (pass control to controller = '1') then
            current state <= x"EE";</pre>
             state <= next state;</pre>
             pass control to cache <= '0';
             --current state <= x"A1";
        end if;
 when others =>
end case;
end if;
```

```
end process;
end fsm;
---- Cache Controller
---- Replacement policy : write back
---- Architecture : Look through architecture
---- Has an input signals from the cpu
---- Has an output signals to the system (where appropriate to communicate to
the main memory)
---- Has two port access to SRAM and TRAM*******
--
--- TRAM: where the tag of the cached lines are found
---- SRAM: cached memory
---- needs to do :
--- 1. takes in address from cpu and checks if tag is in it.
          2. HIT : tag is in TRAM -> respond to cpu request without
starting main memory access.
--- MISS : Cache passes the bus cycle onto system bus
                        -Main memory responds to cpu request ( to the cache
controller)
                      -CC takes info from data line and saves it in SRAM
and TRAM.
library ieee;
use ieee.std logic 1164.all;
use ieee.numeric std.all;
use ieee.std logic unsigned.all;
use work.MP lib.all;
ENTITY cache controller IS
    PORT
       pass control to controller : IN STD LOGIC;
       address: IN STD LOGIC VECTOR (11 DOWNTO 0);
       reset : IN STD_LOGIC;
                  : IN STD LOGIC := '1';
       clken
       clock : IN STD LOGIC; --deleted := '1';
       D sys clk div : OUT std logic;
       D MAIN mem enable : OUT std logic;
       data : IN STD_LOGIC_VECTOR (15 DOWNTO 0);
       rden
                  : IN STD LOGIC := '1';
       wren
                  : IN STD LOGIC ;
                  : OUT STD LOGIC VECTOR (15 DOWNTO 0);
       D FIFO Index : out std logic vector(2 downto 0);
        D TRAM data out : out std logic vector(2 downto 0);
        D TRAM tag : out std logic vector (9 downto 0);
        D SRAM output data : out STD LOGIC VECTOR (15 DOWNTO 0);
```

```
D cache controller state : out std logic vector(3 downto 0);
        D tag table 0 : out std logic vector (9 downto 0);
        D tag table 1 : out std logic vector (9 downto 0);
        D tag table 2 : out std logic vector (9 downto 0);
        D tag table 3 : out std logic vector (9 downto 0);
        D tag table 4 : out std logic vector (9 downto 0);
        D tag table 5 : out std logic vector (9 downto 0);
        D tag table 6 : out std logic vector (9 downto 0);
        D tag table 7 : out std logic vector (9 downto 0);
        D cache : out cache type;
        D mem data out : out std logic vector(63 downto 0);
        D mem read : out std logic;
        pass control to cache : out std logic;
        D cache hit : out std logic;
        D dirty bit : out std logic vector(7 downto 0);
        D cache controller mem address : out std logic vector (9 downto 0)
    );
END cache controller;
architecture fsm of cache controller is
type state type is ( S0,S1,S2, S MEM1, S mem1b, S mem1c, S MEM2,
MAIN WRITE STATE, main write state b);
  signal state: state type;
signal TRAM read : std logic;
signal TRAM write : std logic;
signal TRAM tag : std logic vector(9 downto 0);
signal TRAM data out : std logic vector(2 downto 0);
signal SRAM read : std logic;
signal SRAM write : std logic;
signal SRAM word : std logic vector(1 downto 0);
signal SRAM output data : STD LOGIC VECTOR (15 DOWNTO 0);
signal cache controller state : std logic vector(3 downto 0);
signal MAIN read : std logic;
signal MAIN write : std logic;
signal MAIN output data : STD LOGIC VECTOR (63 DOWNTO 0);
signal MAIN input data : STD LOGIC VECTOR (63 DOWNTO 0);
signal cache hit : std logic;
signal write to word : std logic;
signal write to block : std logic;
signal main mem address : std logic vector(9 downto 0);
-- The location of the next write to TRAM.
signal FIFO Index : integer := 0;
```

```
-- Dirty bits
signal dirty bits : std logic vector(7 downto 0);
-- The cache that is managed in SRAM
signal cache : cache type;
-- The TRAM tag table
signal tag table : tag type;
signal MAIN mem enable : std logic;
signal count : integer := 0;
signal main mem ready : std logic;
begin
process (clock, reset, address)
begin
    SRAM word <= address(1 downto 0);</pre>
    TRAM tag <= address(11 downto 2);
    D cache controller mem address <= main mem address;
    if reset='1' then
       TRAM read <= '0';
       TRAM write <= '0';
        TRAM tag <= address(11 downto 2);</pre>
        state <= S0;
        write to word <= '0';</pre>
        write to block <= '0';
        FIFO Index <= 0;
        MAIN mem enable <= '0';
    elsif pass control to controller = '0' then
        cache controller state <= x"F";</pre>
        state <= S0;
   elsif (clock'event and clock='1' and pass control to controller = '1')
then
        case state is
            when S0 =>
                cache controller state <= x"0";</pre>
                pass control to cache <= '0';
                main mem address <= address(11 downto 2);</pre>
                MAIN read <= '0';
                -- Clear SRAM write;
                SRAM write <= '0';
                write to word <= '0';
                write to block <= '0';
                --read from tag table in TRAM
                TRAM read <= '1';
                TRAM write <= '0';
                state <= S1;</pre>
```

```
MAIN mem enable <= '0';
            --delay to account for writing to memory
            -- with instruction mov2
            when S1 =>
                -- CHECK cache miss or hit
                if (cache hit = '1') then
                --on cache HIT
                    TRAM read <= '0';
                    TRAM write <= '0';
                    --read
                     if(rden = '1' and wren = '0') then
                         cache_controller_state <= x"1";</pre>
                         SRAM read <= '1';
                        SRAM write <= '0';
                         SRAM word <= address(1 downto 0);</pre>
                    elsif(rden = '0' and wren = '1') then
                         cache controller state <= x"2";</pre>
                         SRAM_read <= '0';</pre>
                        SRAM write <= '1';
                        write to word <= '1';
                        write to block <= '0';
                        SRAM word <= address(1 downto 0);</pre>
                         dirty bits(conv integer(TRAM data out)) <= '1';</pre>
                    end if;
                    state <= S2;
                --end HIT
                else
                     --cache MISS
                    MAIN mem enable <= '1';
                    -- To write back
                    -- (We need to add a 'dirty' bit to the indexes of the
tag)
                    -- if (dirty = '1')
                    -- Get old tag from FIFO Index
                    -- Get old data from SRAM
                     -- Write SRAM data to TRAM's tag address in Main memory
                     -- Read new tag (address) from memory
                     -- else
                            Read new tag (address) from memory
                    -- To optimize:
                     -- (create a new process that operates on the
'write back flag')
                    -- Read new tag (address) from memory
                    -- pass back control to 'controller'
                    -- while this is happening,
                    -- 'cache-controller': write back to memory.
```

```
-- have a 'write back flag' in SO that says when
'memory' is not writing
                      --WRITE to MAIN memory on cache miss and dirty bit set.
                      if(dirty bits(FIFO Index) = '1') then
                          -- This is the memory address of the data being
written back from
                          -- the cache.
                          cache controller state <= x"4";</pre>
                          main mem address <= tag table(FIFO Index);</pre>
                          MAIN input data <= cache (FIFO Index) (0) &
cache(FIFO Index)(1) & cache(FIFO Index)(2) & cache(FIFO Index)(3);
                          MAIN write <= '1';
                          MAIN_read <= '0';</pre>
                          dirty bits(FIFO Index) <= '0';</pre>
                          state <= MAIN WRITE STATE;</pre>
                      else
                          cache controller state <= x"5";</pre>
                          --READ from MAIN memory on cache miss
                          MAIN_read <= '1'; -- read memory</pre>
                          MAIN write <= '0';
                          -- Write to TRAM;
                          TRAM write <= '1';
                          TRAM read <= '0';
                          dirty bits(FIFO Index) <= '0';</pre>
                          state <= S MEM1;</pre>
                      end if;
                 --end MISS
                 end if;
             when S2 =>
                 cache controller state <= x"2";</pre>
                 --shut off read
                 SRAM read <= '0';
                 SRAM write <= '0';</pre>
                 pass_control_to_cache <= '1';</pre>
                 state <= S0;
             when S MEM1 =>
                 cache controller state <= x"6";</pre>
                 -- Clear TRAM controls;
                 TRAM write <= '0';
                 TRAM read <= '0';
                 if (main_mem_ready = '0') then
                      state <= S MEM1;</pre>
                      cache controller state <= x"7";</pre>
                      state <= S mem1c;</pre>
```

```
end if;
when S mem1c =>
    if (main mem ready = '0') then
         state <= S mem1c;</pre>
    else
         cache controller state <= x"3";</pre>
         state <= S mem1b;</pre>
    end if;
when S mem1b =>
    cache controller state <= x"8";</pre>
    if (main mem ready = '0') then
         state <= S_mem1b;</pre>
    else
         cache controller state <= x"C";</pre>
         -- Increment the FIFO Index after a write
         if (FIFO Index = 7) then
             FIFO Index <= 0;
             FIFO Index <= FIFO Index + 1;
         end if;
         state <= S MEM2;</pre>
    end if;
when S MEM2 =>
    cache controller state <= x"D";</pre>
    --Write to SRAM;
    SRAM write <= '1';
    SRAM read <= '0';</pre>
    write_to word <= '0';</pre>
    write to block <= '1';
    state <= S0;
when MAIN WRITE STATE =>
    cache_controller state <= x"A";</pre>
    if(main mem ready = '0') then
         state <= MAIN WRITE STATE;</pre>
    else
         cache controller state <= x"B";</pre>
         state <= main write state b;</pre>
    end if;
when main write state b =>
    cache controller state <= x"C";</pre>
    if(main mem ready = '0') then
         state <= main write state b;
    else
         cache controller state <= x"D";</pre>
        MAIN write <= '0';
        MAIN read <= '0';
         state <= S0;
    end if;
when others =>
```

```
end case;
    end if;
end process;
--process (clock, MAIN mem enable) begin
-- if (MAIN mem enable = '0') then
       count <= 0;
       sys clk div <= '0';
-- elsif (rising edge(clock) and MAIN mem enable = '1') then
           count <= count + 1;</pre>
___
            if (count = 3) then
___
                sys clk div <= NOT sys clk div;
                count <= 0;
--
                if (sys clk div = '0') then
___
                    main mem ready <= '1';</pre>
                end if;
            end if;
-- end if;
--end process;
process (clock, reset) begin
    if (reset = '1') then
        count <= 0;
        sys clk div <= '0';
    elsif (rising edge(clock)) then
        main mem ready <= '0';</pre>
        count <= count + 1;</pre>
        if (count = 3) then
            sys clk div <= NOT sys clk div;
            count <= 0;
            if (sys clk div = '0') then
                main mem ready <= '1';</pre>
            end if;
        end if;
    end if;
end process;
Unit1: memory 4KB port map(
    main mem address,
    '1',
    sys clk div,
    MAIN input data,
    MAIN read,
    MAIN write,
    MAIN output data);
Unit2: TRAM port map (
        clock,
        reset,
        '1', -- forcing to 1 to always read TRAM tag from address line
        TRAM write,
        TRAM tag,
        TRAM data out,
        cache hit,
        FIFO Index,
        D FIFO Index,
```

```
tag table
        );
Unit3: SRAM port map (
        clock,
        reset,
        SRAM read,
        SRAM write,
        SRAM word,
        TRAM data out,
        data,
        q,
        MAIN output data,
        write to word,
        write_to_block,
        cache
        );
        D TRAM data out <= TRAM data out;
        D SRAM output data <= SRAM output data;
        D TRAM tag <= TRAM tag;
        D cache controller state <= cache controller state;
        D cache hit <= cache hit;
        D_mem_data_out <= MAIN_output_data;</pre>
        D mem read <= MAIN read;
        D cache <= cache;
            D tag table 0 \le tag table(0);
    D tag table 1 <= tag table(1);
    D_tag_table_2 <= tag_table(2);</pre>
    D_tag_table_3 <= tag_table(3);</pre>
    D tag table 4 <= tag table (4);
    D tag table 5 <= tag table (5);
    D tag table 6 <= tag table (6);
    D tag table 7 <= tag table (7);
    D MAIN mem enable <= MAIN MEm enable;
    D sys clk div <= sys clk div;
end fsm;
-- TRAM
-- Memory where the tag of each line is stored
-- Has a two way port to the Cache Controller (read and write) ********
-- 8 tag length (to match number of lines in cache)
-- Simple Computer Architecture
-- sram 256*16
```

```
-- 8 bit address; 16 bit data
-- sram.vhd
library ieee;
use ieee.std logic 1164.all;
use ieee.std logic arith.all;
use ieee.std logic unsigned.all;
use ieee.numeric std.all;
use work.MP lib.all;
entity tram is
port (
        clock     : in std_logic;
rst     : in std_logic;
        TRAM_read : in std_logic;
TRAM_write : in std_logic;
tag : in std_logic_vector(9 downto 0);
        data out : out std logic vector(2 downto 0);
        cache hit : buffer std logic;
        FIFO Index : in integer;
        D FIFO Index : out std logic vector(2 downto 0);
        tag table : buffer tag type
);
end tram;
architecture behv of tram is
begin
    write: process(clock, rst, TRAM read, tag)
    begin
        if rst='1' then
             tag table <= (
                0 \Rightarrow "0000000000",
                1 => "000000001",
___
                2 => "0000000010",
--
                3 => "000000011",
                 4 => "000000100",
___
                 5 => "000000101",
--
                 6 => "000000110",
                 7 => "000000111",
                 others => "1111111100"
            );
        elsif (clock'event and clock = '1') then
                 --if (TRAM write ='1' and TRAM read = '0') then
                 if (TRAM_write ='1') then
                     tag table(FIFO Index) <= tag;</pre>
                 end if;
        end if;
    end process;
   read: process(clock, rst, TRAM write, tag)
```

```
begin
       if rst='1' then
           data out <= "001";
       else
           if (clock'event and clock = '1') then
               cache hit <= '0';
               for index in 0 to 7 loop
                   if tag table(index) = tag then
                      data out <= std logic vector(to unsigned(index,
data out'length));
                      cache hit <= '1';</pre>
                   end if;
               end loop;
           end if;
       end if;
    end process;
    D FIFO Index <= std logic vector(to unsigned(FIFO Index,
D FIFO Index'length));
end behv;
______
-- Simple Computer Architecture
-- sram 256*16
-- 8 bit address; 16 bit data
-- sram.vhd
______
library ieee;
use ieee.std logic 1164.all;
use ieee.std logic arith.all;
use ieee.std logic unsigned.all;
use work.MP lib.all;
entity sram is
port (
       clock : in std logic;
       rst : in std_logic;
             : in std_logic;
: in std_logic;
       Mwe
       word : in std_logic_vector(1 downto 0);
tag : in std_logic_vector(2 downto 0);
       data in : in std logic vector(15 downto 0);
       data out: out std logic vector(15 downto 0);
       mem data in : in std logic vector(63 downto 0);
       write_to_word : in std_logic;
       write_to_block : in std_logic;
       cache : buffer cache type
);
end sram;
```

```
architecture behv of sram is
begin
     write: process(clock, rst, Mre, tag, word, data in)
     begin
          if rst='1' then
               cache(0) \le (
                    0 => x"1010",
                    others \Rightarrow x"0001");
               cache(1)<= (
                    others => x"0001");
               cache(2) \le (
                    others => x"0001");
               cache(3) \le (
                    others => x"0001");
               cache(4)<= (
                    others => x"0001");
               cache(5)<= (
                   others \Rightarrow x"0001");
               cache(6) \le (
                   others => x"0001");
               cache(7) \le (
                   others \Rightarrow x"0001");
___
               cache(0) <= (-- 0d)
                   0 \Rightarrow x"3000",
--
                    1 \Rightarrow x"3101",
--
                    2 \Rightarrow x"321A",
                    3 \Rightarrow x"3301", others \Rightarrow x"0000");
--
              cache(1) <= ( -- 4d
                   0 \Rightarrow x"1018",
__
--
                   1 => x"1119",
                   2 => x"111F",
--
                    3 \Rightarrow x"4100", others \Rightarrow x"0000");
___
--
              cache(2) <= (--8d)
                   0 => x"001F",
                    1 \Rightarrow x"2210",
--
                    2 \Rightarrow x"4230",
__
--
                    3 \Rightarrow x"041E", others => x"0000");
--
              cache(3) \le (--12d)
                    0 = x''6406''
___
__
                    1 \Rightarrow x"7018"
                    2 \Rightarrow x"7019",
__
                    3 \Rightarrow x"701A", others => x"0000");
___
               cache (4) <= (--16d)
--
                   0 \Rightarrow x"701B",
                    1 => x"701C",
--
                    2 => x"701D",
___
                    3 \Rightarrow x"F000", others => x"0000");
              cache(5) \le (--20d)
                   0 => x"0000",
___
                   1 \Rightarrow x"0000",
--
                   2 \Rightarrow x"0000",
                    3 \Rightarrow x"0000", others \Rightarrow x"0000");
--
              cache (6) <= ( -- 24d
```

```
0 => x"0000",
                 1 \Rightarrow x"0000",
                 2 \Rightarrow x"0000",
                 3 \Rightarrow x"0000", others \Rightarrow x"0000");
             cache (7) \le (--28d)
                 0 => x"0000",
--
                 1 \Rightarrow x"0000",
                 2 \Rightarrow x"0000",
--
                 3 \Rightarrow x"0000", others \Rightarrow x"0000");
__
        else
             if (clock'event and clock = '1') then
                 if (Mwe ='1' and Mre = '0' and write to word = '1' and
write to block = '0') then
                      cache(conv_integer(tag))(conv integer(word)) <= data in;</pre>
                  elsif (Mwe ='1' and Mre = '0' and write to word = '0' and
write to block = '1') then
                      cache(conv integer(tag))(0) <= mem data in(63 downto 48);</pre>
                      cache(conv integer(tag))(1) <= mem data in(47 downto 32);</pre>
                      cache(conv integer(tag))(2) <= mem data in(31 downto 16);</pre>
                      cache(conv integer(tag))(3) <= mem data in(15 downto 0);</pre>
                  end if;
             end if;
        end if;
    end process;
    read: process(clock, rst, Mwe, tag, word)
    begin
         if rst='1' then
             data out <= ZERO;
         else
             if (clock'event and clock = '1') then
                  if (Mre = '1' and Mwe = '0') then
                      data out <= cache(conv integer(tag))(conv integer(word));</pre>
                  end if;
             end if;
        end if;
    end process;
end behv;
-- Library for Microprocessor example
library ieee;
use ieee.std logic 1164.all;
use ieee.std logic arith.all;
package MP lib is
type ram_type is array (0 to 255) of
                 std logic vector(15 downto 0);
type rf type is array (0 to 15) of
         std logic vector(15 downto 0);
```

```
type tag type is array (7 downto 0) of std logic vector (9 downto 0);
type cache line is array (3 downto 0) of std logic vector(15 downto 0);
type cache type is array (7 downto 0) of cache line;
constant ZERO : std logic vector(15 downto 0) := "000000000000000";
constant HIRES : std logic vector(15 downto 0) := "ZZZZZZZZZZZZZZZZZZZZ;;
constant mov1 : std logic vector(3 downto 0) := "0000";
constant mov2 : std_logic_vector(3 downto 0) := "0001";
constant mov3 : std logic vector(3 downto 0) := "0010";
constant mov4 : std logic vector(3 downto 0) := "0011";
constant add : std logic vector(3 downto 0) := "0100";
constant subt : std logic vector(3 downto 0) := "0101";
constant jz : std logic vector(3 downto 0) := "0110";
constant halt : std logic vector(3 downto 0) := "1111";
constant readm : std_logic_vector(3 downto 0) := "0111";
constant jz2 : std_logic_vector(3 downto 0) := "1001";
constant mov5 : std logic vector(3 downto 0) := "1000"; --new op code to move
mem[Reg1]-> Reg2
component CPU is
port (
       cpu clk
                              : in std logic;
       mem ready : in std logic;
       cpu rst
                             : in std logic;
       mdout bus
                               : in std logic vector(15 downto 0);
       mdin bus
                                   : out std logic vector(15 downto 0);
                                   : out std_logic_vector(7 downto 0);
       mem addr
       Mre s
                                   : out std_logic;
                                   : out std logic;
       Mwe s
                                   : out std logic;
       current state: out std logic vector(7 downto 0);
                              : out std logic vector(15 downto 0);
       IR word
                               : out rf type;
       tmp rf
       mem ready controller: out std logic;
       -- Debug variables: output to upper level for simulation purpose only
       D rfout bus: out std logic vector(15 downto 0);
       D RFwa s, D RFr1a s, D RFr2a s: out std logic vector(3 downto 0);
       D RFwe s, D RFrle s, D RFr2e s: out std logic;
       D RFs s, D ALUs s: out std logic vector(1 downto 0);
       D PCld s, D jpz s: out std logic
       -- end debug variables
);
end component;
component alu is
port (
       num A: in std logic vector(15 downto 0);
       num_B: in std_logic_vector(15 downto 0);
       jpsign: in std logic;
       ALUs: in std logic vector(1 downto 0);
       ALUz: out std logic;
       ALUout: out std logic vector(15 downto 0);
       jpsign2: in std logic
);
```

```
end component;
component bigmux is
port(
   Ia:
           in std logic vector(15 downto 0);
          in std logic vector(15 downto 0);
   Ic: in std logic vector(15 downto 0);
   Id: in std logic vector(15 downto 0);
   Option: in std logic vector(1 downto 0);
   Muxout: out std logic vector(15 downto 0)
);
end component;
component controller is
port(
   clock: in std logic;
   pass control to controller: in std logic;
   rst: in std_logic;
              in std logic vector(15 downto 0);
   IR word:
   RFs ctrl: out std logic vector(1 downto 0);
   RFwa ctrl: out std logic vector(3 downto 0);
   RFr1a ctrl: out std logic vector(3 downto 0);
   RFr2a ctrl: out std logic vector(3 downto 0);
   RFwe ctrl: out std logic;
   RFrle ctrl: out std logic;
   RFr2e ctrl: out std logic;
   ALUs ctrl: out std logic vector(1 downto 0);
    jmpen ctrl: out std logic;
   PCinc ctrl: out std logic;
   PCclr_ctrl: out std_logic;
   IRld_ctrl: out std_logic;
   Ms_ctrl: out std_logic_vector(1 downto 0);
   Mre ctrl: out std logic;
   Mwe ctrl: out std logic;
   oe ctrl: out std logic;
    current state: out std logic vector(7 downto 0);
   mem ready controller: out std logic;
   jmpen ctrl2:
                 out std logic
);
end component;
component IR is
port(
            in std logic vector(15 downto 0);
   IRld: in std logic;
   dir addr: out std logic vector(15 downto 0);
   IRout: out std logic vector(15 downto 0)
);
end component;
component memory 4KB is
   PORT
       address: IN STD LOGIC VECTOR (9 DOWNTO 0);
                  : IN STD LOGIC := '1';
       clock
                  : IN STD LOGIC := '1';
                   : IN STD LOGIC VECTOR (63 DOWNTO 0);
       data
```

```
q : OUT STD LOGIC VECTOR (63 DOWNTO 0)
   );
end component;
component cache controller is
    PORT
       pass control to cache : IN STD LOGIC;
       address: IN STD LOGIC VECTOR (11 DOWNTO 0);
       reset : IN STD_LOGIC;
       clken : IN STD_LOGIC := '1';
clock : IN STD_LOGIC;
       D_sys_clk_div : OUT std logic;
       D main mem enable : out std LOGIC;
       data : IN STD_LOGIC_VECTOR (15 DOWNTO 0);
                  : IN STD LOGIC := '1';
       rden
       wren
                  : IN STD LOGIC ;
                  : OUT STD LOGIC VECTOR (15 DOWNTO 0);
       D FIFO Index: out std logic vector(2 downto 0);
       mem_ready : OUT std logic;
       D cache hit : OUT std logic;
       D TRAM tag : out std logic vector(9 downto 0);
       D tag table 0 : out std logic vector(9 downto 0);
       D tag table 1 : out std logic vector(9 downto 0);
       D tag table 2 : out std logic vector(9 downto 0);
       D tag table 3 : out std logic vector(9 downto 0);
       D tag table 4 : out std logic vector(9 downto 0);
       D tag table 5 : out std logic vector(9 downto 0);
       D_tag_table_6 : out std_logic_vector(9 downto 0);
       D tag table 7 : out std logic vector(9 downto 0);
       D cache : out cache type;
       D cache controller state : out std logic vector(3 downto 0);
       D dirty bit : out std logic vector(7 downto 0);
       D cache controller mem address : out std logic vector(9 downto 0)
   );
end component;
component TRAM is
port (
               : in std logic;
       rst : in std logic;
                   : in std_logic; in std_logic;
       TRAM read
       TRAM write
       tag : in std logic vector(9 downto 0);
       data out : out std logic vector(2 downto 0);
       cache hit : out std logic;
       FIFO Index: in integer;
       D FIFO Index : out std logic vector(2 downto 0);
       tag table : buffer tag type
);
end component;
```

```
component SRAM is
port (
       clock : in std_logic;
       rst : in std_logic;
       Mre
              : in std logic;
              : in std logic;
       word : in std logic vector(1 downto 0);
              : in std logic vector(2 downto 0);
       data_in : in std_logic_vector(15 downto 0);
data_out: out std_logic_vector(15 downto 0);
       mem data in : in std logic vector(63 downto 0);
       write to word : in std logic;
       write to block : in std logic;
       cache
               : buffer cache type
);
end component;
component obuf is
port(
              in std logic;
    O en:
    obuf in:
              in std logic vector(15 downto 0);
    obuf out: out std logic vector(15 downto 0)
end component;
component PC is
port(
    clock: in std logic;
   PCld: in std_logic;
PCinc: in std_logic;
    PCclr: in std_logic;
    PCin: in std logic vector(15 downto 0);
    PCout: out std logic vector(15 downto 0)
);
end component;
component reg file is
port (
    clock : in std logic;
    rst : in std logic;
    RFwe : in std logic;
   RFr1e : in std logic;
   RFr2e : in std logic;
   RFwa : in std_logic_vector(3 downto 0);
   RFr1a : in std_logic_vector(3 downto 0);
   RFr2a : in std logic vector(3 downto 0);
   RFw : in std logic vector(15 downto 0);
          : out std logic vector(15 downto 0);
           : out std logic vector(15 downto 0);
   RFr2
    debug tmp rf : out rf type
);
end component;
component smallmux is
port(
    IO:
           in std logic vector(15 downto 0);
    I1:
           in std logic vector(15 downto 0);
```

```
in std logic vector(15 downto 0);
    I2:
             in std logic vector(1 downto 0);
    Sel:
    0:
             out std logic vector(15 downto 0)
    );
end component;
component ctrl unit is
port(
    clock cu: in std logic;
    mem_ready: in std_logic;
    rst cu: in std logic;
    PCld cu:
                in std logic;
    mdata out: in std logic vector(15 downto 0);
    dpdata out: in std logic vector(15 downto 0);
    immdata:    out         std_logic_vector(15 downt
RFs_cu:         out std_logic_vector(1 downto 0);
RFwa_cu:    out std_logic_vector(3 downto 0);
    RFr1a cu: out std logic vector(3 downto 0);
   RF11a_cu: Out std_logic_vector(3 downto 0);
RF12a_cu: out std_logic_vector(3 downto 0);
RF12a_cu: out std_logic;
RF11a_cu: out std_logic;
RF12a_cu: out std_logic;
pen_cu: out std_logic;
ALUS_cu: out std_logic_vector(1 downto 0);
Mre_cu: out std_logic;
Mwe_cu: out std_logic;
    Mwe cu:
                out
                         std logic;
    oe cu: out std_logic;
    current state: out std logic vector(7 downto 0);
    jpen cu2: out std logic
);
end component;
component datapath is
port (
    clock dp: in std logic;
    rst dp: in std logic;
    imm data: in std logic vector(15 downto 0);
    mem data: in std logic vector(15 downto 0);
    RFs_dp: in std_logic_vector(1 downto 0);
RFwa_dp: in std_logic_vector(3 downto 0);
    RFrla_dp: in std_logic_vector(3 downto 0);
    RFr2a_dp: in std_logic_vector(3 downto 0);
    RFwe dp: in std logic;
    RFr1e dp: in std logic;
    RFr2e dp: in std logic;
               in std logic;
    jp en:
    ALUs_dp: in std_logic_vector(1 downto 0);
ALUz_dp: out std_logic;
    tmp rf : out rf type;
    jp en2:
                in std logic
);
end component;
```

```
end MP lib;
package body MP lib is
    -- Procedure Body (optional)
end MP lib;
-- Addition of two 5x5 matrices
-- matrix addition. result found in memory location mem[70]..mem[94]
-- (starts adding from top left corner then goes top-down following the
columns)
WIDTH=16;
DEPTH=4096;
ADDRESS RADIX=UNS;
DATA RADIX=HEX;
CONTENT
BEGIN
       -- space for program mem[0..49]
0: 3019;
              -- R0 = 25 (Start-up value of program counter)
1: 3132;
              -- R1 = 50 (position of first element of matrix a)
2 : 324B;
              -- R2 = 75 (position of first element of matrix b)
    3301;
             -- R3 = 1
                           (constant 1)
    3464;
              -- R4 = 100 (position of first element of matrix c (result
matrix))
--5: 112D; -- M[45] <- R0 (M[45] is the position of matrix 0 pointer) M[45] = 50
                    M[45]=50
pointer)
--6: 1242E;
               -- M[46] <- R1 (M[46] is the position of matrix 1
                    M[46] = 75
pointer)
--7: 102F;
                  -- M[45] <- R0 (M[47] is the program counter, loop exits
at 25 runs) M[47]=0
--loop beginning
   5: 8160; -- R6 <- M[R1] (matrix 0 current element copied in R6)
    6: 8270;
                 -- R7 <- M[R2] (matrix 0 current element copied in R7)
-- R6 <- R6 + R7
   7: 4678;
8: 2460:
    8: 2460;
                  -- M[R4] <- R6 (R4 is matrix c pointer location)
    --increment pointers
    9: 5030; -- decrement program counter
```

```
10: 4131;
      10: 4131; -- increment matrix a pointer
11: 4232; -- increment matrix b pointer
12: 4434; -- increment matrix c pointer
13: 600E; -- jump to mem[14]]if register 0 = 0
14: 9005; -- jump back to instruction 5
                              -- increment matrix a pointer
--loop end
15: F000; -- HALT
[16..49] : 0;
--matrix a (columns created from left to right) (items in columnss are created
top to bottom)
--column 0
                         -- Mem[50] = 0001
50: 0001;
                           -- Mem[51] = 0001
-- Mem[52] = 0001
-- Mem[53] = 0001
51: 0001;
52: 0001;
53 : 0001;
54 : 0001;
                              -- Mem[54] = 0001
--column 1
55: 0001; -- Mem[55] = 0001

56: 0001; -- Mem[56] = 0001

57: 0001; -- Mem[57] = 0001

58: 0001; -- Mem[58] = 0001

59: 0001; -- Mem[50] -- 0001
--column 2
                           -- Mem[60] = 0001

-- Mem[61] = 0001

-- Mem[62] = 0001

-- Mem[63] = 0001
60 : 0001;
61 : 0001;
62: 0001;
63: 0001;
64: 0001;
                              -- Mem[64] = 0001
--column 3
05: 0001; -- Mem[65] = 0001
66: 0001; -- Mem[66] = 0001
67: 0001; -- Mem[67] = 0001
68: 0001; -- Mem[68] = 0001
69: 0001; -- Mem[60] - 0001
--column 4
70 : 0001;
                            -- Mem[70] = 0001
71 : 0001;
```

END;

top to bottom) --column 0 75: 0001; -- Mem[75] = 0001 76: 0001; -- Mem[76] = 0001 -- Mem[77] = 0001 77: 0001; 78 : 0001; -- Mem[78] = 0001 79: 0001; -- Mem[79] = 0001 --column 1 

 80 : 0001;
 -- Mem[80] = 0001

 81 : 0001;
 -- Mem[81] = 0001

 82 : 0001;
 -- Mem[82] = 0001

 83 : 0001;
 -- Mem[83] = 0001

 84 : 0001;
 -- Mem[84] - 0001

 --column 2 85 : 0001; -- Mem[85] = 0001 86: 0001; -- Mem[86] = 0001 -- Mem[87] = 0001 -- Mem[88] = 0001 87: 0001; 88 : 0001; 89 : 0001; -- Mem[89] = 0001 --column 3 -- Mem[90] = 0001 -- Mem[91] = 0001 -- Mem[92] = 0001 -- Mem[93] = 0001 90 : 0001; 91 : 0001; 92: 0001; 93: 0001; 94: 0001; -- Mem[94] = 0001 --column 4 -- Mem[95] = 0001 -- Mem[96] = 0001 -- Mem[97] = 0001 -- Mem[98] = 0001 95: 0001; 96: 0001; 97: 0001; 98: 0001; -- Mem[99] = 0001 99: 0001; [100..4095] : 0;

--matrix b (columns created from left to right) (items in colums are created

### **Figures**




Figure 8. Look through cache structure [1]




Figure 9. Block structure of main memory and cache memory [1]




Figure 10. Full associative cache line mapping [1]