Fully Associative Mapped Cache Memory System

David Murphy, Brent Simmons, Marc-Andre Couturier

University of New Brunswick Fredericton

ECE 3242

Winter 2016

Table of Contents

[Abstract 2](#_Toc446447014)

[Reference System 3](#_Toc446447015)

[Specifications 3](#_Toc446447016)

[Design 3](#_Toc446447017)

[Matrix addition 4](#_Toc446447018)

[Enhanced System 5](#_Toc446447019)

[Specifications 5](#_Toc446447020)

[Design 5](#_Toc446447021)

[Results Section 10](#_Toc446447022)

[Conclusion 11](#_Toc446447023)

[References 12](#_Toc446447024)

[Appendix A 13](#_Toc446447025)

[Code 14](#_Toc446447026)

[Figures 41](#_Toc446447027)

# Abstract

The scope of this document is to describe in a concise way, the design, implementation and benchmarking of two systems. The first system, reference, is partially provided by the professor of the course. This system needs to be modified to meet the reference system requirements. The second system, enhanced, must implement a fully associative mapped cache to the reference. The two architectures must then be benchmarked to provide concrete evidence of: both architectures behaving as expected and to quantify the performance difference between the two architectures.

**Problem Statement**

We were tasked to design, simulate and implement a fully associative cache memory system in VHDL using Altera Quartus II and to compare it to a reference system without cache memory to verify the performance enhancement.

# Reference System

This system is meant to be the main building block of the cached system as well as a benchmark to assess the improvement achieved by the cached system.

## Specifications

1. Main memory size should be 4kbytes of 16 bits words (address width of 12 bits). See appendix for detailed steps.
2. The speed of memory module is controlled by the memory clock, which has to be changed to 1/8 of the CPU clock.
3. System modification will require changes to the microprocessor module (instantiate the new memory module and new address width) and to the controller module (to deal with the new memory timing).

Design

The m9k memory was implemented as indicated in the project manual provided. We have used the “.mif” file format to program the contents of the memory (See appendix – Matrix\_addition.mif). A for loop was used in the top level entity to reduce the memory clock to 1/8th of the system clock. Delays had to be introduced in the controller as to assure memory was read and write properly (See appendix – controller.vhd). That was necessary because of the assumption that the original systems’ memory would read/write in only 1 clock cycle. However, the m9k memory needs 1 extra clock cycle to operate properly. The system was then tested and proper behavior was observed.

The m9k memory does operate at 1/8th the speed of the system clock, but it is always running. This means that the memory access time has the potential to take a variable number of clock cycles, but this kind of memory access is the same for both the reference and enhanced system. In the code for memory access, a memory ready flag is set to observe when the memory has completed reading and writing. This memory ready flag waits for two rising edges as the m9k memory takes this long to process the command. Therefore, the time it takes to access memory depends on when the read and write flags are triggered. Since the memory ready flag could be triggered at any time relative to the 1/8th memory clock, the range of cycles memory access can take is between 9 and 15 cycles per access. This is true for both the reference and enhanced systems.

***Note*.**  The range of cycles memory access can take is assumed to effect both systems the same as we are simulating the exact same code on the systems. The number of cycles is assumed to average to the same memory access time in both systems.

Matrix addition

The matrix addition program implements the m9k memory module with the required operations to perform a 5 x 5 matrix addition. Two new operational codes were implemented. These were implemented to provide the necessary functionality to do matrix addition on the system. The two operational codes are code 8 and 9. (See appendix – MP\_lib.vhd).

1. Op-Code 0x8: It is called mov5 and will read the memory location specified in a register and write the information read into a register. The pseudo code for the operation looks like this: RF[r2] <= mem[RF[r1]].
2. Op-Code 0x9: It is called jz2 and will jump to a memory address regardless of the value of RF[1].

The organization of the instruction set is shown as :

|  |  |  |  |
| --- | --- | --- | --- |
| OP CODE | r1 | r2 | Not used |

# Enhanced System

This architecture was implemented using the reference system as a base. It is to be tested using the same benchmark that was used to test the reference system. The cache system is expected to provide faster execution time compared to the reference system.

## Specifications

1. Main memory size should be 4kbytes of 16 bits words (address width of 12 bits).
2. Memory should be implemented with M9K units as before.
3. Cache size should be 32 words of 16 bits (8 lines of 4 words).
4. Mapping scheme: fully associative.
5. Writing scheme: write back.
6. CPU will not access main memory directly but through the cache.

Design

Cache. The cache block was implemented in three parts: the cache controller, SRAM and TRAM (See appendix – TRAM.vhd, SRAM.vhd, and cache\_controller.vhd). The cache controller coordinated all behaviors exhibited by the cache block. The TRAM holds the values of the tags’ of each line present in cache. The SRAM holds the cached data. The general structure described above is shown in Figure 1.

***Cache controller.*** The cache controller is the interface between the CPU and its memory. All memory accesses are handled by the cache controller. When memory access is needed, the controller in the CPU waits and triggers a flag for memory to be accessed. The cache controller processes the request and then triggers a flag that memory is ready to be used by the CPU.

The cache controller has finite state machine. This is the way it differentiates between the incoming read/write signals and whether it can access cache or main memory. The following is a description of the state machine implemented in the cache controller. When a memory access request is made, the state machine starts. If memory is not needed, the cache controller resets to state S0.

State S0 uses the top ten bits, the tag, to read from the TRAM tag table to check if the tag is there. A cache hit flag is set based upon finding the tag in TRAM; a cache hit is logical ‘1’ and a cache miss is logical ‘0’.

State S1 decides what memory to access (cache or main) and what the operation is (read or write). This is based off cache hit flag and the read/write enable operations.

Cache Hit. If the cache hit flag is set logical ‘1’, then the tag is found in cache. The proper read/write operations are set and the cache memory is accessed. The state goes to S2. State S2 is a wait state that allows for the operation to be performed on the cache memory and, importantly, signals that memory is ready for the CPU to use. S2 goes to S0 to restart the process again.

Cache Miss. If the cache hit flag is set to logical ‘0’, then the tag is not in cache. First, the tag to be replaced is checked to see if it is ‘dirty’; this check is to see if any of the data contained in the tag has been written to/altered. If it has, this has to be written back to main memory first. If not, main memory can be accessed normally.

Main Memory Read. On a cache miss and the tag is not ‘dirty’, this means that a block of main memory needs to be brought into cache memory. This triggers a read operation and the state is called S\_mem1. There are two wait states that allow for the memory to be read called S\_mem1b and S\_mem1c. Then state S\_mem2 which writes the data obtained from memory into the cache. This state then goes to S0 to repeat the process. A cache hit should be triggered at this time.


Main Memory Write. On a cache miss and the tag is ‘dirty’, this means that a block of main memory needs to first written to memory and then the new data needs to be brought into cache memory. The state main\_write\_state is entered. This waits until for main memory and then passes to main\_write\_stateb which allows for the finishing of the write operation. This state then goes to S0 to repeat the process. A main memory read should be triggered at this time.

***Replacement policy.*** A First In, First Out policy (FIFO) is used when replacement is necessary. This policy comes into effect when the tag that the memory access needs in not in TRAM i.e. a cache miss. The cache controller keeps track of the index of the cache line to be replaced. It replaces both the tag in the TRAM table and the corresponding cache line in SRAM.


***Optimizations.*** A different replacement policy could have been used. The FIFO policy was chosen as it was the simplest to implement. Other algorithms that incorporate the ‘dirty’ bit or how often specific tags are reference could be used as well.

The way the write back is implemented could be improved upon as well. If it executed in parallel with other instructions, this would cut down on the time it takes to access main memory within the cache.


A possible enhancement of both systems could be achieved through the use of an enable on the m9k memory. This would allow for a constant instead of the variable access time.




##### A cache read shown by the address line containing the data. The TRAM tag then gets the data, a cache hit is triggered, and the corresponding cache line is read from SRAM. This is then output back to the CPU.



##### This is showing how TRAM reads the index of the tag to data out. Shown is 3FF being looked for in the tag table. When the reset signal is not high, the table table reads the index in one clock cycle.




##### This is showing how TRAM writes the tag into the table. Shown is 321 being written into the tag table at the index of data out. When the write signal is enable, it only takes one clock cycle.



##### Showing a cache write then read. The value 0x000F was written to tag 0x002. This was then read out on the ‘q’ output line.

# Results Section

After running the benchmark program on both systems it was found that the enhanced system performed 54% better than the reference system. The reference system took 6690 cycles to complete and enhanced system took 4340 cycles.

The enhanced system performed better because the cache access time, 3 cycles, is significantly faster than the m9k access time, 9 to 15 cycles. The total access time of the enhanced system was larger than the cache access time because of the penalties incurred in a cache miss and write back time.

##### Enhanced system execution time running the 5 x 5 benchmark matrix addition. The total clock cycles for execution was 4340 cycles of the system clock.

##### Reference system execution time running the 5 x 5 benchmark matrix addition. The total clock cycles for execution was 6690 cycles of the system clock.

# Conclusion

The enhanced system outperformed the reference system. It was proven to be faster when executing the benchmark program. There are some optimizations that could be performed on the system though.

The strength is that the cache system is that it loads memory in blocks and stores recently used instructions in the cache, therefore increasing the performance of the system. It also uses a modular structure for the cache.

The weaknesses of the cache system are that we are using a FIFO replacement algorithm which is not the optimal replacement algorithm that could have been implemented. FIFO was chosen for its simplicity. Another weakness is the memory access time not being constant because of the different clock speeds used. It may be rectified but it was not deemed critical as it is implemented the same in both systems.

A different replacement policy could have been used. The FIFO policy was chosen as it was the simplest to implement. Other algorithms that incorporate the ‘dirty’ bit or how often specific tags are reference could be used as well.

The way the write back is implemented could be improved upon as well. If it executed in parallel with other instructions, this would cut down on the time it takes to access main memory within the cache.

A possible enhancement of both systems could be achieved through the use of an enable on the m9k memory. This would allow for a constant instead of the variable access time.




There is also a wasted cycle in the controller.vhd. This is due to the memory ready tag being set and then the next state is set. This could be optimized by using a custom wait cycle for each memory access operation.

**References**

[1] Intel. (n.d.). Cache Architecture. Retrieved February 26, 2016, from [*http://download.intel.com/design/intarch/papers/cache6.pdf*](http://download.intel.com/design/intarch/papers/cache6.pdf)

[2] Stallings, W. (2006). *Computer organization and architecture: Designing for performance* (8th ed.). Upper Saddle River, NJ: Pearson Prentice Hall.

**Appendix A**



##### The Fibonacci Series being executed by cache memory. It outputs the first seven results.

# Code

----------------------------------------------------------------------------

-- Simple Microprocessor Design (ESD Book Chapter 3)

-- Copyright 2001 Weijun Zhang

--

-- Controller (control logic plus state register)

-- VHDL FSM modeling

-- controller.vhd

----------------------------------------------------------------------------

**library** ieee**;**

**use** ieee**.**std\_logic\_1164**.all;**

**use** ieee**.**std\_logic\_arith**.all;**

**use** ieee**.**std\_logic\_unsigned**.all;**

**use** work**.**MP\_lib**.all;**

**entity** controller **is**

**port(** clock**:** **in** std\_logic**;**

pass\_control\_to\_controller **:in** std\_logic**;**

rst**:** **in** std\_logic**;**

IR\_word**:** **in** std\_logic\_vector**(**15 **downto** 0**);**

RFs\_ctrl**:** **out** std\_logic\_vector**(**1 **downto** 0**);**

RFwa\_ctrl**:** **out** std\_logic\_vector**(**3 **downto** 0**);**

RFr1a\_ctrl**:** **out** std\_logic\_vector**(**3 **downto** 0**);**

RFr2a\_ctrl**:** **out** std\_logic\_vector**(**3 **downto** 0**);**

RFwe\_ctrl**:** **out** std\_logic**;**

RFr1e\_ctrl**:** **out** std\_logic**;**

RFr2e\_ctrl**:** **out** std\_logic**;**

ALUs\_ctrl**:** **out** std\_logic\_vector**(**1 **downto** 0**);**

jmpen\_ctrl**:** **out** std\_logic**;**

PCinc\_ctrl**:** **out** std\_logic**;**

PCclr\_ctrl: out std\_logic;

IRld\_ctrl: out std\_logic;

Ms\_ctrl: out std\_logic\_vector(1 downto 0);

Mre\_ctrl: out std\_logic;

Mwe\_ctrl: out std\_logic;

oe\_ctrl: out std\_logic;

current\_state : out std\_logic\_vector(7 downto 0);

mem\_ready\_controller: out std\_logic;

jmpen\_ctrl2 : out std\_logic

);

end controller;

architecture fsm of controller is

type state\_type is ( S0,S1,S1a,S1b,S2,S3,S3a,S3b,S4,S4a,S4b,S5,S5a,S5b,

S6,S6a,S7,S7a,S7b,S8,S8a,S8b,S9,S9a,S9b,S10,S11,S11a,S12,S12a,S12b,S13,S13a,S13b,WAIT\_STATE);

signal state: state\_type;

signal next\_state: state\_type;

signal count : integer:=0;

begin

process(clock, rst, IR\_word)

variable OPCODE: std\_logic\_vector(3 downto 0);

begin

if rst='1' then

Ms\_ctrl <= "10";

PCclr\_ctrl <= '1'; -- Reset State

PCinc\_ctrl <= '0';

IRld\_ctrl <= '0';

RFs\_ctrl <= "00";

Rfwe\_ctrl <= '0';

Mre\_ctrl <= '0';

Mwe\_ctrl <= '0';

jmpen\_ctrl <= '0';

oe\_ctrl <= '0';

state <= S0;

elsif (clock'event and clock='1') then

case state is

when S0 => PCclr\_ctrl <= '0'; -- Reset State

current\_state <= x"00";

state <= S1;

when S1 => PCinc\_ctrl <= '0';

current\_state <= x"01";

IRld\_ctrl <= '1'; -- Fetch Instruction

Mre\_ctrl <= '1';

RFwe\_ctrl <= '0';

RFr1e\_ctrl <= '0';

RFr2e\_ctrl <= '0';

Ms\_ctrl <= "10";

Mwe\_ctrl <= '0';

jmpen\_ctrl <= '0';

jmpen\_ctrl2 <= '0';

oe\_ctrl <= '0';

next\_state <= S1a;

pass\_control\_to\_cache <= '1';

state <= WAIT\_STATE;

when S1a =>

current\_state <= x"A1";

IRld\_ctrl <= '0';

PCinc\_ctrl <= '1';

Mre\_ctrl <= '0';

state <= S1b; -- Fetch end ...

when S1b => PCinc\_ctrl <= '0';

current\_state <= x"B1";

state <= S2;

when S2 =>

current\_state <= x"02";

OPCODE := IR\_word(15 downto 12);

case OPCODE is

when mov1 => state <= S3;

when mov2 => state <= S4;

when mov3 => state <= S5;

when mov4 => state <= S6;

when add => state <= S7;

when subt => state <= S8;

when jz => state <= S9;

when halt => state <= S10;

when readm => state <= S11;

when mov5 => state <= S12;

when jz2 => state <= S13;

when others => state <= S1;

end case;

when S3 =>

current\_state <= x"03";

RFwa\_ctrl <= IR\_word(11 downto 8);

RFs\_ctrl <= "01"; -- RF[rn] <= mem[direct]

Ms\_ctrl <= "01";

Mre\_ctrl <= '1';

Mwe\_ctrl <= '0';

next\_state <= S3a;

pass\_control\_to\_cache <= '1';

state <= WAIT\_STATE;

when S3a =>

current\_state <= x"A3";

RFwe\_ctrl <= '1';

Mre\_ctrl <= '0';

state <= S3b;

when S3b =>

current\_state <= x"B3";

RFwe\_ctrl <= '0';

state <= S1;

when S4 =>

current\_state <= x"04";

RFr1a\_ctrl <= IR\_word(11 downto 8);

RFr1e\_ctrl <= '1'; -- mem[direct] <= RF[rn]

Ms\_ctrl <= "01";

ALUs\_ctrl <= "00";

IRld\_ctrl <= '0';

state <= S4a; -- read value from RF

when S4a =>

current\_state <= x"A4";

Mre\_ctrl <= '0';

Mwe\_ctrl <= '1';

next\_state <= S4b;

pass\_control\_to\_cache <= '1';

state <= WAIT\_STATE;

when S4b =>

current\_state <= x"B4";

Ms\_ctrl <= "10";

Mwe\_ctrl <= '0';

state <= S1;

when S5 =>

current\_state <= x"05";

RFr1a\_ctrl <= IR\_word(11 downto 8);

RFr1e\_ctrl <= '1'; -- mem[RF[rn]] <= RF[rm]

Ms\_ctrl <= "00";

ALUs\_ctrl <= "01";

RFr2a\_ctrl <= IR\_word(7 downto 4);

RFr2e\_ctrl <= '1'; -- set addr.& data

state <= S5a;

when S5a =>

current\_state <= x"A5";

Mre\_ctrl <= '0';

Mwe\_ctrl <= '1'; -- write into memory

next\_state <= S5b;

pass\_control\_to\_cache <= '1';

state <= WAIT\_STATE;

when S5b =>

current\_state <= x"B5";

Ms\_ctrl <= "10";-- return

Mwe\_ctrl <= '0';

state <= S1;

when S6 =>

current\_state <= x"06";

RFwa\_ctrl <= IR\_word(11 downto 8);

RFwe\_ctrl <= '1'; -- RF[rn] <= imm.

RFs\_ctrl <= "10";

IRld\_ctrl <= '0';

state <= S6a;

when S6a =>

current\_state <= x"A6";

state <= S1;

when S7 =>

current\_state <= x"07";

RFr1a\_ctrl <= IR\_word(11 downto 8);

RFr1e\_ctrl <= '1'; -- RF[rn] <= RF[rn] + RF[rm]

RFr2e\_ctrl <= '1';

RFr2a\_ctrl <= IR\_word(7 downto 4);

ALUs\_ctrl <= "10";

state <= S7a;

when S7a =>

current\_state <= x"A7";

RFr1e\_ctrl <= '0';

RFr2e\_ctrl <= '0';

RFs\_ctrl <= "00";

RFwa\_ctrl <= IR\_word(11 downto 8);

RFwe\_ctrl <= '1';

state <= S7b;

when S7b =>

current\_state <= x"B7";

state <= S1;

when S8 =>

current\_state <= x"08";

RFr1a\_ctrl <= IR\_word(11 downto 8);

RFr1e\_ctrl <= '1'; -- RF[rn] <= RF[rn] - RF[rm]

RFr2a\_ctrl <= IR\_word(7 downto 4);

RFr2e\_ctrl <= '1';

ALUs\_ctrl <= "11";

state <= S8a;

when S8a =>

current\_state <= x"A8";

RFr1e\_ctrl <= '0';

RFr2e\_ctrl <= '0';

RFs\_ctrl <= "00";

RFwa\_ctrl <= IR\_word(11 downto 8);

RFwe\_ctrl <= '1';

state <= S8b;

when S8b =>

current\_state <= x"B8";

state <= S1;

when S9 =>

current\_state <= x"09";

jmpen\_ctrl <= '1';

RFr1a\_ctrl <= IR\_word(11 downto 8);

RFr1e\_ctrl <= '1'; -- jz if R[rn] = 0

ALUs\_ctrl <= "00";

state <= S9a;

when S9a =>

current\_state <= x"A9";

state <= S9b;

when S9b =>

current\_state <= x"B9";

jmpen\_ctrl <= '0';

state <= S1;

when S10 =>

current\_state <= x"0A";

state <= S10; -- halt

when S11 =>

current\_state <= x"0B";

Ms\_ctrl <= "01";

Mre\_ctrl <= '1'; -- read memory

Mwe\_ctrl <= '0';

next\_state <= S11a;

pass\_control\_to\_cache <= '1';

state <= WAIT\_STATE;

when S11a =>

current\_state <= x"AB";

oe\_ctrl <= '1';

state <= S1;

-- this should do : R2 <= mem[RF[r1]] (inverse of MOV3)

-- copied mov3 code as a starting point

-- does not work( 10/03/2016 4:45pm )

-- updated and tested : new works (13/03/2016)

when S12 =>

current\_state <= x"0C";

RFr1a\_ctrl <= IR\_word(11 downto 8);

Ms\_ctrl <= "00";

Mre\_ctrl <= '1';

RFwe\_ctrl <= '0';

RFr1e\_ctrl <= '1';

RFr2e\_ctrl <= '0';

RFs\_ctrl <= "01";

Mwe\_ctrl <= '0';

next\_state <= S12a;

pass\_control\_to\_cache <= '1';

state <= WAIT\_STATE;

--state<=S12a;

when S12a =>

current\_state <= x"AC";

Mre\_ctrl <= '0';

RFs\_ctrl <= "01";

RFwa\_ctrl <= IR\_word(7 downto 4);

RFwe\_ctrl <= '1';

state<=S12b;

when S12b =>

current\_state <= x"BC";

Ms\_ctrl <= "10";-- return

Mwe\_ctrl <= '0';

state <= S1;

when S13 =>

current\_state <= x"0D";

jmpen\_ctrl2 <= '1';

jmpen\_ctrl <= '0';

RFr1a\_ctrl <= IR\_word(11 downto 8);

RFr1e\_ctrl <= '1'; -- jz R[rn]

ALUs\_ctrl <= "00";

state <= S13a;

when S13a =>

current\_state <= x"1D";

state <= S13b;

when S13b =>

current\_state <= x"2D";

jmpen\_ctrl2 <= '0';

jmpen\_ctrl <= '0';

state <= S1;

-- A

--can SAVE one clock cycle with customized

-- states for each wait state.

-- i.e. execute the next\_state when count = 1

-- -> no wasted clock cycles

when WAIT\_STATE =>

current\_state <= x"FF";

if (pass\_control\_to\_controller = '1') then

current\_state <= x"EE";

state <= next\_state;

pass\_control\_to\_cache <= '0';

--A1

--current\_state <= x"A1";

end if;

when others =>

end case;

end if;

end process;

end fsm;

---- Cache Controller

--

---- Replacement policy : write back

---- Architecture : Look through architecture

--

---- Has an input signals from the cpu

---- Has an output signals to the system (where appropriate to communicate to the main memory)

---- Has two port access to SRAM and TRAM\*\*\*\*\*\*\*\*\*\*

--

---- TRAM: where the tag of the cached lines are found

---- SRAM: cached memory

--

---- needs to do :

---- 1. takes in address from cpu and checks if tag is in it.

---- 2. HIT : tag is in TRAM -> respond to cpu request without starting main memory access.

---- MISS : Cache passes the bus cycle onto system bus

---- -Main memory responds to cpu request ( to the cache controller)

---- -CC takes info from data line and saves it in SRAM and TRAM.

--

--

**library** ieee**;**

**use** ieee**.**std\_logic\_1164**.all;**

**use** ieee**.**numeric\_std**.all;**

**use** ieee**.**std\_logic\_unsigned**.all;**

**use** work**.**MP\_lib**.all;**

**ENTITY** cache\_controller **IS**

**PORT**

**(**

pass\_control\_to\_controller **:** **IN** STD\_LOGIC**;**

address **:** **IN** STD\_LOGIC\_VECTOR **(**11 **DOWNTO** 0**);**

reset **:** **IN** STD\_LOGIC**;**

clken **:** **IN** STD\_LOGIC **:=** '1'**;**

clock **:** **IN** STD\_LOGIC**;** --deleted := '1';

D\_sys\_clk\_div **:** **OUT** std\_logic**;**

D\_MAIN\_mem\_enable **:** **OUT** std\_logic**;**

data **:** **IN** STD\_LOGIC\_VECTOR **(**15 **DOWNTO** 0**);**

rden **:** **IN** STD\_LOGIC **:=** '1'**;**

wren **:** **IN** STD\_LOGIC **;**

q **:** **OUT** STD\_LOGIC\_VECTOR **(**15 **DOWNTO** 0**);**

D\_FIFO\_Index **:** **out** std\_logic\_vector**(**2 **downto** 0**);**

D\_TRAM\_data\_out **:** **out** std\_logic\_vector**(**2 **downto** 0**);**

D\_TRAM\_tag **:** **out** std\_logic\_vector**(**9 **downto** 0**);**

D\_SRAM\_output\_data **:** **out** STD\_LOGIC\_VECTOR **(**15 **DOWNTO** 0**);**

D\_cache\_controller\_state **:** **out** std\_logic\_vector**(**3 **downto** 0**);**

D\_tag\_table\_0 **:** **out** std\_logic\_vector**(**9 **downto** 0**);**

D\_tag\_table\_1 **:** **out** std\_logic\_vector**(**9 **downto** 0**);**

D\_tag\_table\_2 **:** **out** std\_logic\_vector**(**9 **downto** 0**);**

D\_tag\_table\_3 **:** **out** std\_logic\_vector**(**9 **downto** 0**);**

D\_tag\_table\_4 **:** **out** std\_logic\_vector**(**9 **downto** 0**);**

D\_tag\_table\_5 **:** **out** std\_logic\_vector**(**9 **downto** 0**);**

D\_tag\_table\_6 **:** **out** std\_logic\_vector**(**9 **downto** 0**);**

D\_tag\_table\_7 **:** **out** std\_logic\_vector**(**9 **downto** 0**);**

D\_cache **:** **out** cache\_type**;**

D\_mem\_data\_out **:** **out** std\_logic\_vector**(**63 **downto** 0**);**

D\_mem\_read **:** **out** std\_logic**;**

pass\_control\_to\_cache **:** **out** std\_logic**;**

D\_cache\_hit **:** **out** std\_logic**;**

D\_dirty\_bit **:** **out** std\_logic\_vector**(**7 **downto** 0**);**

D\_cache\_controller\_mem\_address **:** **out** std\_logic\_vector**(**9 **downto** 0**)**

**);**

**END** cache\_controller**;**

**architecture** fsm **of** cache\_controller **is**

**type** state\_type **is** **(** S0**,**S1**,**S2**,** S\_MEM1**,** S\_mem1b**,** S\_mem1c**,** S\_MEM2**,** MAIN\_WRITE\_STATE**,** main\_write\_state\_b**);**

**signal** state**:** state\_type**;**

**signal** TRAM\_read **:** std\_logic**;**

**signal** TRAM\_write **:** std\_logic**;**

**signal** TRAM\_tag **:** std\_logic\_vector**(**9 **downto** 0**);**

**signal** TRAM\_data\_out **:** std\_logic\_vector**(**2 **downto** 0**);**

**signal** SRAM\_read **:** std\_logic**;**

**signal** SRAM\_write **:** std\_logic**;**

**signal** SRAM\_word **:** std\_logic\_vector**(**1 **downto** 0**);**

**signal** SRAM\_output\_data **:** STD\_LOGIC\_VECTOR **(**15 **DOWNTO** 0**);**

**signal** cache\_controller\_state **:** std\_logic\_vector**(**3 **downto** 0**);**

**signal** MAIN\_read **:** std\_logic**;**

**signal** MAIN\_write **:** std\_logic**;**

**signal** MAIN\_output\_data **:** STD\_LOGIC\_VECTOR **(**63 **DOWNTO** 0**);**

**signal** MAIN\_input\_data **:** STD\_LOGIC\_VECTOR **(**63 **DOWNTO** 0**);**

**signal** cache\_hit **:** std\_logic**;**

**signal** write\_to\_word **:** std\_logic**;**

**signal** write\_to\_block **:** std\_logic**;**

**signal** main\_mem\_address **:** std\_logic\_vector**(**9 **downto** 0**);**

-- The location of the next write to TRAM.

**signal** FIFO\_Index **:** integer **:=** 0**;**

-- Dirty bits

**signal** dirty\_bits **:** std\_logic\_vector**(**7 **downto** 0**);**

-- The cache that is managed in SRAM

**signal** cache **:** cache\_type**;**

-- The TRAM tag table

**signal** tag\_table **:** tag\_type**;**

**signal** sys\_clk\_div **:** std\_logic**;**

**signal** MAIN\_mem\_enable **:** std\_logic**;**

**signal** count **:** integer **:=** 0**;**

**signal** main\_mem\_ready **:** std\_logic**;**

**begin**

**process** **(**clock**,** reset**,** address**)**

**begin**

SRAM\_word **<=** address**(**1 **downto** 0**);**

TRAM\_tag **<=** address**(**11 **downto** 2**);**

D\_cache\_controller\_mem\_address **<=** main\_mem\_address**;**

**if** reset**=**'1' **then**

TRAM\_read **<=** '0'**;**

TRAM\_write **<=** '0'**;**

TRAM\_tag **<=** address**(**11 **downto** 2**);**

state **<=** S0**;**

write\_to\_word **<=** '0'**;**

write\_to\_block **<=** '0'**;**

FIFO\_Index **<=** 0**;**

MAIN\_mem\_enable **<=** '0'**;**

**elsif** pass\_control\_to\_controller **=** '0' **then**

cache\_controller\_state **<=** x"F"**;**

state **<=** S0**;**

**elsif** **(**clock'**event** and clock**=**'1' and pass\_control\_to\_controller **=** '1'**)** **then**

**case** state **is**

**when** S0 **=>**

cache\_controller\_state **<=** x"0"**;**

pass\_control\_to\_cache **<=** '0'**;**

main\_mem\_address **<=** address**(**11 **downto** 2**);**

MAIN\_read **<=** '0'**;**

-- Clear SRAM write;

SRAM\_write **<=** '0'**;**

write\_to\_word **<=** '0'**;**

write\_to\_block **<=** '0'**;**

--read from tag\_table in TRAM

TRAM\_read **<=** '1'**;**

TRAM\_write **<=** '0'**;**

state **<=** S1**;**

MAIN\_mem\_enable **<=** '0'**;**

--delay to account for writing to memory

-- with instruction mov2

**when** S1 **=>**

--CHECK cache miss or hit

**if** **(**cache\_hit **=** '1'**)** **then**

--on cache HIT

TRAM\_read **<=** '0'**;**

TRAM\_write **<=** '0'**;**

--read

**if(**rden **=** '1' and wren **=** '0'**)** **then**

cache\_controller\_state **<=** x"1"**;**

SRAM\_read **<=** '1'**;**

SRAM\_write **<=** '0'**;**

SRAM\_word **<=** address**(**1 **downto** 0**);**

**elsif(**rden **=** '0' and wren **=** '1'**)** **then**

cache\_controller\_state **<=** x"2"**;**

SRAM\_read **<=** '0'**;**

SRAM\_write **<=** '1'**;**

write\_to\_word **<=** '1'**;**

write\_to\_block **<=** '0'**;**

SRAM\_word **<=** address**(**1 **downto** 0**);**

dirty\_bits**(**conv\_integer**(**TRAM\_data\_out**))** **<=** '1'**;**

**end** **if;**

state **<=** S2**;**

--end HIT

**else**

--cache MISS

MAIN\_mem\_enable **<=** '1'**;**

-- To write back

-- (We need to add a 'dirty' bit to the indexes of the tag)

-- if (dirty = '1')

-- Get old tag from FIFO\_Index

-- Get old data from SRAM

-- Write SRAM data to TRAM's tag address in Main memory

-- Read new tag (address) from memory

-- else

-- Read new tag (address) from memory

-- To optimize:

-- (create a new process that operates on the 'write\_back\_flag')

-- Read new tag (address) from memory

-- pass back control to 'controller'

-- while this is happening,

-- 'cache-controller': write back to memory.

-- have a 'write\_back\_flag' in S0 that says when 'memory' is not writing

--WRITE to MAIN memory on cache miss and dirty bit set.

**if(**dirty\_bits**(**FIFO\_Index**)** **=** '1'**)** **then**

-- This is the memory address of the data being written back from

-- the cache.

cache\_controller\_state **<=** x"4"**;**

main\_mem\_address **<=** tag\_table**(**FIFO\_Index**);**

MAIN\_input\_data **<=** cache**(**FIFO\_Index**)(**0**)** **&** cache**(**FIFO\_Index**)(**1**)** **&** cache**(**FIFO\_Index**)(**2**)** **&** cache**(**FIFO\_Index**)(**3**);**

MAIN\_write **<=** '1'**;**

MAIN\_read **<=** '0'**;**

dirty\_bits**(**FIFO\_Index**)** **<=** '0'**;**

state **<=** MAIN\_WRITE\_STATE**;**

**else**

cache\_controller\_state **<=** x"5"**;**

--READ from MAIN memory on cache miss

MAIN\_read **<=** '1'**;** -- read memory

MAIN\_write **<=** '0'**;**

-- Write to TRAM;

TRAM\_write **<=** '1'**;**

TRAM\_read **<=** '0'**;**

dirty\_bits**(**FIFO\_Index**)** **<=** '0'**;**

state **<=** S\_MEM1**;**

**end** **if;**

--end MISS

**end** **if;**

**when** S2 **=>**

cache\_controller\_state **<=** x"2"**;**

--shut off read

SRAM\_read **<=** '0'**;**

SRAM\_write **<=** '0'**;**

pass\_control\_to\_cache **<=** '1'**;**

state **<=** S0**;**

**when** S\_MEM1 **=>**

cache\_controller\_state **<=** x"6"**;**

-- Clear TRAM controls;

TRAM\_write **<=** '0'**;**

TRAM\_read **<=** '0'**;**

**if(**main\_mem\_ready **=** '0'**)** **then**

state **<=** S\_MEM1**;**

**else**

cache\_controller\_state **<=** x"7"**;**

state **<=** S\_mem1c**;**

**end** **if;**

**when** S\_mem1c **=>**

**if(**main\_mem\_ready **=** '0'**)** **then**

state **<=** S\_mem1c**;**

**else**

cache\_controller\_state **<=** x"3"**;**

state **<=** S\_mem1b**;**

**end** **if;**

**when** S\_mem1b **=>**

cache\_controller\_state **<=** x"8"**;**

**if(**main\_mem\_ready **=** '0'**)** **then**

state **<=** S\_mem1b**;**

**else**

cache\_controller\_state **<=** x"C"**;**

-- Increment the FIFO Index after a write

**if** **(**FIFO\_Index **=** 7**)** **then**

FIFO\_Index **<=** 0**;**

**else**

FIFO\_Index **<=** FIFO\_Index **+** 1**;**

**end** **if;**

state **<=** S\_MEM2**;**

**end** **if;**

**when** S\_MEM2 **=>**

cache\_controller\_state **<=** x"D"**;**

--Write to SRAM;

SRAM\_write **<=** '1'**;**

SRAM\_read **<=** '0'**;**

write\_to\_word **<=** '0'**;**

write\_to\_block **<=** '1'**;**

state **<=** S0**;**

**when** MAIN\_WRITE\_STATE **=>**

cache\_controller\_state **<=** x"A"**;**

**if(**main\_mem\_ready **=** '0'**)** **then**

state **<=** MAIN\_WRITE\_STATE**;**

**else**

cache\_controller\_state **<=** x"B"**;**

state **<=** main\_write\_state\_b**;**

**end** **if;**

**when** main\_write\_state\_b **=>**

cache\_controller\_state **<=** x"C"**;**

**if(**main\_mem\_ready **=** '0'**)** **then**

state **<=** main\_write\_state\_b**;**

**else**

cache\_controller\_state **<=** x"D"**;**

MAIN\_write **<=** '0'**;**

MAIN\_read **<=** '0'**;**

state **<=** S0**;**

**end** **if;**

**when** **others** **=>**

**end** **case;**

**end** **if;**

**end** **process;**

--process (clock, MAIN\_mem\_enable) begin

-- if (MAIN\_mem\_enable = '0') then

-- count <= 0;

-- sys\_clk\_div <= '0';

-- elsif (rising\_edge(clock) and MAIN\_mem\_enable = '1') then

-- count <= count + 1;

-- if (count = 3) then

-- sys\_clk\_div <= NOT sys\_clk\_div;

-- count <= 0;

-- if (sys\_clk\_div = '0') then

-- main\_mem\_ready <= '1';

-- end if;

-- end if;

-- end if;

--end process;

**process** **(**clock**,** reset**)** **begin**

**if** **(**reset **=** '1'**)** **then**

count **<=** 0**;**

sys\_clk\_div **<=** '0'**;**

**elsif** **(rising\_edge(**clock**))** **then**

main\_mem\_ready **<=** '0'**;**

count **<=** count **+** 1**;**

**if** **(**count **=** 3**)** **then**

sys\_clk\_div **<=** NOT sys\_clk\_div**;**

count **<=** 0**;**

**if** **(**sys\_clk\_div **=** '0'**)** **then**

main\_mem\_ready **<=** '1'**;**

**end** **if;**

**end** **if;**

**end** **if;**

**end** **process;**

Unit1**:** memory\_4KB **port** **map(**

main\_mem\_address**,**

'1'**,**

sys\_clk\_div**,**

MAIN\_input\_data**,**

MAIN\_read**,**

MAIN\_write**,**

MAIN\_output\_data**);**

Unit2**:** TRAM **port** **map(**

clock**,**

reset**,**

--TRAM\_read,

'1'**,** -- forcing to 1 to always read TRAM tag from address line

TRAM\_write**,**

TRAM\_tag**,**

TRAM\_data\_out**,**

cache\_hit**,**

FIFO\_Index**,**

D\_FIFO\_Index**,**

tag\_table

**);**

Unit3**:** SRAM **port** **map(**

clock**,**

reset**,**

SRAM\_read**,**

SRAM\_write**,**

SRAM\_word**,**

TRAM\_data\_out**,**

data**,**

q**,**

MAIN\_output\_data**,**

write\_to\_word**,**

write\_to\_block**,**

cache

**);**

D\_TRAM\_data\_out **<=** TRAM\_data\_out**;**

D\_SRAM\_output\_data **<=** SRAM\_output\_data**;**

D\_TRAM\_tag **<=** TRAM\_tag**;**

D\_cache\_controller\_state **<=** cache\_controller\_state**;**

D\_cache\_hit **<=** cache\_hit**;**

D\_mem\_data\_out **<=** MAIN\_output\_data**;**

D\_mem\_read **<=** MAIN\_read**;**

D\_cache **<=** cache**;**

D\_tag\_table\_0 **<=** tag\_table**(**0**);**

D\_tag\_table\_1 **<=** tag\_table**(**1**);**

D\_tag\_table\_2 **<=** tag\_table**(**2**);**

D\_tag\_table\_3 **<=** tag\_table**(**3**);**

D\_tag\_table\_4 **<=** tag\_table**(**4**);**

D\_tag\_table\_5 **<=** tag\_table**(**5**);**

D\_tag\_table\_6 **<=** tag\_table**(**6**);**

D\_tag\_table\_7 **<=** tag\_table**(**7**);**

D\_MAIN\_mem\_enable **<=** MAIN\_MEm\_enable**;**

D\_sys\_clk\_div **<=** sys\_clk\_div**;**

**end** fsm**;**

-- TRAM

-- Memory where the tag of each line is stored

-- Has a two way port to the Cache Controller (read and write) \*\*\*\*\*\*\*\*\*\*

-- 8 tag length (to match number of lines in cache)

--------------------------------------------------------

-- Simple Computer Architecture

--

-- sram 256\*16

-- 8 bit address; 16 bit data

-- sram.vhd

--------------------------------------------------------

**library** ieee**;**

**use** ieee**.**std\_logic\_1164**.all;**

**use** ieee**.**std\_logic\_arith**.all;**

**use** ieee**.**std\_logic\_unsigned**.all;**

**use** ieee**.**numeric\_std**.all;**

**use** work**.**MP\_lib**.all;**

**entity** tram **is**

**port** **(**

clock **:** **in** std\_logic**;**

rst **:** **in** std\_logic**;**

TRAM\_read **:** **in** std\_logic**;**

TRAM\_write **:** **in** std\_logic**;**

tag **:** **in** std\_logic\_vector**(**9 **downto** 0**);**

data\_out : out std\_logic\_vector(2 downto 0);

cache\_hit : buffer std\_logic;

FIFO\_Index : in integer;

D\_FIFO\_Index : out std\_logic\_vector(2 downto 0);

tag\_table : buffer tag\_type

);

end tram;

architecture behv of tram is

begin

write: process(clock, rst, TRAM\_read, tag)

begin

if rst='1' then

tag\_table <= (

-- 0 => "0000000000",

-- 1 => "0000000001",

-- 2 => "0000000010",

-- 3 => "0000000011",

-- 4 => "0000000100",

-- 5 => "0000000101",

-- 6 => "0000000110",

-- 7 => "0000000111",

others => "1111111100"

);

elsif (clock'event and clock = '1') then

--if (TRAM\_write ='1' and TRAM\_read = '0') then

if (TRAM\_write ='1') then

tag\_table(FIFO\_Index) <= tag;

end if;

end if;

end process;

read: process(clock, rst, TRAM\_write, tag)

begin

if rst='1' then

data\_out <= "001";

else

if (clock'event and clock = '1') then

cache\_hit <= '0';

for index in 0 to 7 loop

if tag\_table(index) = tag then

data\_out <= std\_logic\_vector(to\_unsigned(index, data\_out'length));

cache\_hit <= '1';

end if;

end loop;

end if;

end if;

end process;

D\_FIFO\_Index <= std\_logic\_vector(to\_unsigned(FIFO\_Index, D\_FIFO\_Index'length));

end behv;

--------------------------------------------------------

-- Simple Computer Architecture

--

-- sram 256\*16

-- 8 bit address; 16 bit data

-- sram.vhd

--------------------------------------------------------

**library** ieee**;**

**use** ieee**.**std\_logic\_1164**.all;**

**use** ieee**.**std\_logic\_arith**.all;**

**use** ieee**.**std\_logic\_unsigned**.all;**

**use** work**.**MP\_lib**.all;**

**entity** sram **is**

**port** **(**

clock **:** **in** std\_logic**;**

rst **:** **in** std\_logic**;**

Mre **:** **in** std\_logic**;**

Mwe **:** **in** std\_logic**;**

word **:** **in** std\_logic\_vector**(**1 **downto** 0**);**

tag **:** **in** std\_logic\_vector**(**2 **downto** 0**);**

data\_in **:** **in** std\_logic\_vector**(**15 **downto** 0**);**

data\_out**:** **out** std\_logic\_vector**(**15 **downto** 0**);**

mem\_data\_in **:** **in** std\_logic\_vector**(**63 **downto** 0**);**

write\_to\_word **:** **in** std\_logic**;**

write\_to\_block **:** **in** std\_logic**;**

cache **:** **buffer** cache\_type

**);**

**end** sram**;**

architecture behv of sram is

begin

write: process(clock, rst, Mre, tag, word, data\_in)

begin

if rst='1' then

cache(0)<= (

0 => x"1010",

others => x"0001");

cache(1)<= (

others => x"0001");

cache(2)<= (

others => x"0001");

cache(3)<= (

others => x"0001");

cache(4)<= (

others => x"0001");

cache(5)<= (

others => x"0001");

cache(6)<= (

others => x"0001");

cache(7)<= (

others => x"0001");

-- cache(0) <= ( -- 0d

-- 0 => x"3000",

-- 1 => x"3101",

-- 2 => x"321A",

-- 3 => x"3301",others => x"0000");

-- cache(1) <= ( -- 4d

-- 0 => x"1018",

-- 1 => x"1119",

-- 2 => x"111F",

-- 3 => x"4100",others => x"0000");

-- cache(2) <= ( -- 8d

-- 0 => x"001F",

-- 1 => x"2210",

-- 2 => x"4230",

-- 3 => x"041E",others => x"0000");

-- cache(3) <= ( -- 12d

-- 0 => x"6406",

-- 1 => x"7018",

-- 2 => x"7019",

-- 3 => x"701A",others => x"0000");

-- cache(4) <= ( -- 16d

-- 0 => x"701B",

-- 1 => x"701C",

-- 2 => x"701D",

-- 3 => x"F000",others => x"0000");

-- cache(5) <= ( -- 20d

-- 0 => x"0000",

-- 1 => x"0000",

-- 2 => x"0000",

-- 3 => x"0000",others => x"0000");

-- cache(6) <= ( -- 24d

-- 0 => x"0000",

-- 1 => x"0000",

-- 2 => x"0000",

-- 3 => x"0000",others => x"0000");

-- cache(7) <= ( -- 28d

-- 0 => x"0000",

-- 1 => x"0000",

-- 2 => x"0000",

-- 3 => x"0000",others => x"0000");

else

if (clock'event and clock = '1') then

if (Mwe ='1' and Mre = '0' and write\_to\_word = '1' and write\_to\_block = '0') then

cache(conv\_integer(tag))(conv\_integer(word)) <= data\_in;

elsif (Mwe ='1' and Mre = '0' and write\_to\_word = '0' and write\_to\_block = '1') then

--

cache(conv\_integer(tag))(0) <= mem\_data\_in(63 downto 48);

cache(conv\_integer(tag))(1) <= mem\_data\_in(47 downto 32);

cache(conv\_integer(tag))(2) <= mem\_data\_in(31 downto 16);

cache(conv\_integer(tag))(3) <= mem\_data\_in(15 downto 0);

end if;

end if;

end if;

end process;

read: process(clock, rst, Mwe, tag, word)

begin

if rst='1' then

data\_out <= ZERO;

else

if (clock'event and clock = '1') then

if (Mre ='1' and Mwe ='0') then

data\_out <= cache(conv\_integer(tag))(conv\_integer(word));

end if;

end if;

end if;

end process;

end behv;

-- Library for Microprocessor example

**library** ieee**;**

**use** ieee**.**std\_logic\_1164**.all;**

**use** ieee**.**std\_logic\_arith**.all;**

**package** MP\_lib **is**

**type** ram\_type **is** **array** **(**0 **to** 255**)** **of**

std\_logic\_vector**(**15 **downto** 0**);**

**type** rf\_type **is** **array** **(**0 **to** 15**)** **of**

std\_logic\_vector**(**15 **downto** 0**);**

**type** tag\_type **is** **array** **(**7 **downto** 0**)** **of** std\_logic\_vector**(**9 **downto** 0**);**

**type** cache\_line **is** **array** **(**3 **downto** 0**)** **of** std\_logic\_vector**(**15 **downto** 0**);**

**type** cache\_type **is** **array** **(**7 **downto** 0**)** **of** cache\_line**;**

**constant** ZERO **:** std\_logic\_vector**(**15 **downto** 0**)** **:=** "0000000000000000"**;**

**constant** HIRES **:** std\_logic\_vector**(**15 **downto** 0**)** **:=** "ZZZZZZZZZZZZZZZZ"**;**

**constant** mov1 **:** std\_logic\_vector**(**3 **downto** 0**)** **:=** "0000"**;**

**constant** mov2 **:** std\_logic\_vector**(**3 **downto** 0**)** **:=** "0001"**;**

**constant** mov3 **:** std\_logic\_vector**(**3 **downto** 0**)** **:=** "0010"**;**

**constant** mov4 **:** std\_logic\_vector**(**3 **downto** 0**)** **:=** "0011"**;**

**constant** add **:** std\_logic\_vector**(**3 **downto** 0**)** **:=** "0100"**;**

**constant** subt **:** std\_logic\_vector**(**3 **downto** 0**)** **:=** "0101"**;**

**constant** jz **:** std\_logic\_vector**(**3 **downto** 0**)** **:=** "0110"**;**

**constant** halt **:** std\_logic\_vector**(**3 **downto** 0**)** **:=** "1111"**;**

**constant** readm **:** std\_logic\_vector**(**3 **downto** 0**)** **:=** "0111"**;**

**constant** jz2 **:** std\_logic\_vector**(**3 **downto** 0**)** **:=** "1001"**;**

constant mov5 : std\_logic\_vector(3 downto 0) := "1000"; --new op code to move mem[Reg1]-> Reg2

component CPU is

port (

cpu\_clk : in std\_logic;

mem\_ready : in std\_logic;

cpu\_rst : in std\_logic;

mdout\_bus : in std\_logic\_vector(15 downto 0);

mdin\_bus : out std\_logic\_vector(15 downto 0);

mem\_addr : out std\_logic\_vector(7 downto 0);

Mre\_s : out std\_logic;

Mwe\_s : out std\_logic;

oe\_s : out std\_logic;

current\_state: out std\_logic\_vector(7 downto 0);

IR\_word : out std\_logic\_vector(15 downto 0);

tmp\_rf : out rf\_type;

mem\_ready\_controller : out std\_logic;

-- Debug variables: output to upper level for simulation purpose only

D\_rfout\_bus: out std\_logic\_vector(15 downto 0);

D\_RFwa\_s, D\_RFr1a\_s, D\_RFr2a\_s: out std\_logic\_vector(3 downto 0);

D\_RFwe\_s, D\_RFr1e\_s, D\_RFr2e\_s: out std\_logic;

D\_RFs\_s, D\_ALUs\_s: out std\_logic\_vector(1 downto 0);

D\_PCld\_s, D\_jpz\_s: out std\_logic

-- end debug variables

);

end component;

component alu is

port (

num\_A: in std\_logic\_vector(15 downto 0);

num\_B: in std\_logic\_vector(15 downto 0);

jpsign: in std\_logic;

ALUs: in std\_logic\_vector(1 downto 0);

ALUz: out std\_logic;

ALUout: out std\_logic\_vector(15 downto 0);

jpsign2: in std\_logic

);

end component;

component bigmux is

port(

Ia: in std\_logic\_vector(15 downto 0);

Ib: in std\_logic\_vector(15 downto 0);

Ic: in std\_logic\_vector(15 downto 0);

Id: in std\_logic\_vector(15 downto 0);

Option: in std\_logic\_vector(1 downto 0);

Muxout: out std\_logic\_vector(15 downto 0)

);

end component;

component controller is

port(

clock: in std\_logic;

pass\_control\_to\_controller: in std\_logic;

rst: in std\_logic;

IR\_word: in std\_logic\_vector(15 downto 0);

RFs\_ctrl: out std\_logic\_vector(1 downto 0);

RFwa\_ctrl: out std\_logic\_vector(3 downto 0);

RFr1a\_ctrl: out std\_logic\_vector(3 downto 0);

RFr2a\_ctrl: out std\_logic\_vector(3 downto 0);

RFwe\_ctrl: out std\_logic;

RFr1e\_ctrl: out std\_logic;

RFr2e\_ctrl: out std\_logic;

ALUs\_ctrl: out std\_logic\_vector(1 downto 0);

jmpen\_ctrl: out std\_logic;

PCinc\_ctrl: out std\_logic;

PCclr\_ctrl: out std\_logic;

IRld\_ctrl: out std\_logic;

Ms\_ctrl: out std\_logic\_vector(1 downto 0);

Mre\_ctrl: out std\_logic;

Mwe\_ctrl: out std\_logic;

oe\_ctrl: out std\_logic;

current\_state: out std\_logic\_vector(7 downto 0);

mem\_ready\_controller: out std\_logic;

jmpen\_ctrl2: out std\_logic

);

end component;

component IR is

port(

IRin: in std\_logic\_vector(15 downto 0);

IRld: in std\_logic;

dir\_addr: out std\_logic\_vector(15 downto 0);

IRout: out std\_logic\_vector(15 downto 0)

);

end component;

component memory\_4KB is

PORT

(

address : IN STD\_LOGIC\_VECTOR (9 DOWNTO 0);

clken : IN STD\_LOGIC := '1';

clock : IN STD\_LOGIC := '1';

data : IN STD\_LOGIC\_VECTOR (63 DOWNTO 0);

rden : IN STD\_LOGIC;

wren : IN STD\_LOGIC ;

q : OUT STD\_LOGIC\_VECTOR (63 DOWNTO 0)

);

end component;

component cache\_controller is

PORT

(

pass\_control\_to\_cache : IN STD\_LOGIC;

address : IN STD\_LOGIC\_VECTOR (11 DOWNTO 0);

reset : IN STD\_LOGIC;

clken : IN STD\_LOGIC := '1';

clock : IN STD\_LOGIC;

D\_sys\_clk\_div : OUT std\_logic;

D\_main\_mem\_enable : out std\_LOGIC;

data : IN STD\_LOGIC\_VECTOR (15 DOWNTO 0);

rden : IN STD\_LOGIC := '1';

wren : IN STD\_LOGIC ;

q : OUT STD\_LOGIC\_VECTOR (15 DOWNTO 0);

D\_FIFO\_Index : out std\_logic\_vector(2 downto 0);

mem\_ready : OUT std\_logic;

D\_cache\_hit : OUT std\_logic;

D\_TRAM\_tag : out std\_logic\_vector(9 downto 0);

D\_tag\_table\_0 : out std\_logic\_vector(9 downto 0);

D\_tag\_table\_1 : out std\_logic\_vector(9 downto 0);

D\_tag\_table\_2 : out std\_logic\_vector(9 downto 0);

D\_tag\_table\_3 : out std\_logic\_vector(9 downto 0);

D\_tag\_table\_4 : out std\_logic\_vector(9 downto 0);

D\_tag\_table\_5 : out std\_logic\_vector(9 downto 0);

D\_tag\_table\_6 : out std\_logic\_vector(9 downto 0);

D\_tag\_table\_7 : out std\_logic\_vector(9 downto 0);

D\_cache : out cache\_type;

D\_cache\_controller\_state : out std\_logic\_vector(3 downto 0);

D\_dirty\_bit : out std\_logic\_vector(7 downto 0);

D\_cache\_controller\_mem\_address : out std\_logic\_vector(9 downto 0)

);

end component;

component TRAM is

port (

clock : in std\_logic;

rst : in std\_logic;

TRAM\_read : in std\_logic;

TRAM\_write : in std\_logic;

tag : in std\_logic\_vector(9 downto 0);

data\_out : out std\_logic\_vector(2 downto 0);

cache\_hit : out std\_logic;

FIFO\_Index: in integer;

D\_FIFO\_Index : out std\_logic\_vector(2 downto 0);

tag\_table : buffer tag\_type

);

end component;

component SRAM is

port (

clock : in std\_logic;

rst : in std\_logic;

Mre : in std\_logic;

Mwe : in std\_logic;

word : in std\_logic\_vector(1 downto 0);

tag : in std\_logic\_vector(2 downto 0);

data\_in : in std\_logic\_vector(15 downto 0);

data\_out: out std\_logic\_vector(15 downto 0);

mem\_data\_in : in std\_logic\_vector(63 downto 0);

write\_to\_word : in std\_logic;

write\_to\_block : in std\_logic;

cache : buffer cache\_type

);

end component;

component obuf is

port(

O\_en: in std\_logic;

obuf\_in: in std\_logic\_vector(15 downto 0);

obuf\_out: out std\_logic\_vector(15 downto 0)

);

end component;

component PC is

port(

clock: in std\_logic;

PCld: in std\_logic;

PCinc: in std\_logic;

PCclr: in std\_logic;

PCin: in std\_logic\_vector(15 downto 0);

PCout: out std\_logic\_vector(15 downto 0)

);

end component;

component reg\_file is

port (

clock : in std\_logic;

rst : in std\_logic;

RFwe : in std\_logic;

RFr1e : in std\_logic;

RFr2e : in std\_logic;

RFwa : in std\_logic\_vector(3 downto 0);

RFr1a : in std\_logic\_vector(3 downto 0);

RFr2a : in std\_logic\_vector(3 downto 0);

RFw : in std\_logic\_vector(15 downto 0);

RFr1 : out std\_logic\_vector(15 downto 0);

RFr2 : out std\_logic\_vector(15 downto 0);

debug\_tmp\_rf : out rf\_type

);

end component;

component smallmux is

port(

I0: in std\_logic\_vector(15 downto 0);

I1: in std\_logic\_vector(15 downto 0);

I2: in std\_logic\_vector(15 downto 0);

Sel: in std\_logic\_vector(1 downto 0);

O: out std\_logic\_vector(15 downto 0)

);

end component;

component ctrl\_unit is

port(

clock\_cu: in std\_logic;

mem\_ready: in std\_logic;

rst\_cu: in std\_logic;

PCld\_cu: in std\_logic;

mdata\_out: in std\_logic\_vector(15 downto 0);

dpdata\_out: in std\_logic\_vector(15 downto 0);

maddr\_in: out std\_logic\_vector(15 downto 0);

immdata: out std\_logic\_vector(15 downto 0);

RFs\_cu: out std\_logic\_vector(1 downto 0);

RFwa\_cu: out std\_logic\_vector(3 downto 0);

RFr1a\_cu: out std\_logic\_vector(3 downto 0);

RFr2a\_cu: out std\_logic\_vector(3 downto 0);

RFwe\_cu: out std\_logic;

RFr1e\_cu: out std\_logic;

RFr2e\_cu: out std\_logic;

jpen\_cu: out std\_logic;

ALUs\_cu: out std\_logic\_vector(1 downto 0);

Mre\_cu: out std\_logic;

Mwe\_cu: out std\_logic;

oe\_cu: out std\_logic;

current\_state: out std\_logic\_vector(7 downto 0);

IR\_word : out std\_logic\_vector(15 downto 0);

mem\_ready\_controller: out std\_logic;

jpen\_cu2: out std\_logic

);

end component;

component datapath is

port(

clock\_dp: in std\_logic;

rst\_dp: in std\_logic;

imm\_data: in std\_logic\_vector(15 downto 0);

mem\_data: in std\_logic\_vector(15 downto 0);

RFs\_dp: in std\_logic\_vector(1 downto 0);

RFwa\_dp: in std\_logic\_vector(3 downto 0);

RFr1a\_dp: in std\_logic\_vector(3 downto 0);

RFr2a\_dp: in std\_logic\_vector(3 downto 0);

RFwe\_dp: in std\_logic;

RFr1e\_dp: in std\_logic;

RFr2e\_dp: in std\_logic;

jp\_en: in std\_logic;

ALUs\_dp: in std\_logic\_vector(1 downto 0);

ALUz\_dp: out std\_logic;

RF1out\_dp: out std\_logic\_vector(15 downto 0);

ALUout\_dp: out std\_logic\_vector(15 downto 0);

tmp\_rf : out rf\_type;

jp\_en2: in std\_logic

);

end component;

end MP\_lib;

package body MP\_lib is

-- Procedure Body (optional)

end MP\_lib;

-- Addition of two 5x5 matrices

-- matrix addition. result found in memory location mem[70]..mem[94]

-- (starts adding from top left corner then goes top-down following the columns)

WIDTH=16;

DEPTH=4096;

ADDRESS\_RADIX=UNS;

DATA\_RADIX=HEX;

CONTENT

BEGIN

-- space for program mem[0..49]

0 : 3019; -- R0 = 25 (Start-up value of program counter)

1 : 3132; -- R1 = 50 (position of first element of matrix a)

2 : 324B; -- R2 = 75 (position of first element of matrix b)

3 : 3301; -- R3 = 1 (constant 1)

4 : 3464; -- R4 = 100 (position of first element of matrix c (result matrix))

--5: 112D; -- M[45] <- R0 (M[45] is the position of matrix 0 pointer) M[45]=50

--6: 1242E; -- M[46] <- R1 (M[46] is the position of matrix 1 pointer) M[46]=75

--7: 102F; -- M[45] <- R0 (M[47] is the program counter, loop exits at 25 runs) M[47]=0

--loop beginning

5: 8160; -- R6 <- M[R1] (matrix 0 current element copied in R6)

6: 8270; -- R7 <- M[R2] (matrix 0 current element copied in R7)

7: 4678; -- R6 <- R6 + R7

8: 2460; -- M[R4] <- R6 (R4 is matrix c pointer location)

--increment pointers

9: 5030; -- decrement program counter

10: 4131; -- increment matrix a pointer

11: 4232; -- increment matrix b pointer

12: 4434; -- increment matrix c pointer

13: 600E; -- jump to mem[14]]if register 0 = 0

14: 9005; -- jump back to instruction 5

--loop end

15: F000; -- HALT

[16..49] : 0;

--matrix a (columns created from left to right)(items in columnss are created top to bottom)

--column 0

50 : 0001; -- Mem[50] = 0001

51 : 0001; -- Mem[51] = 0001

52 : 0001; -- Mem[52] = 0001

53 : 0001; -- Mem[53] = 0001

54 : 0001; -- Mem[54] = 0001

--column 1

55 : 0001; -- Mem[55] = 0001

56 : 0001; -- Mem[56] = 0001

57 : 0001; -- Mem[57] = 0001

58 : 0001; -- Mem[58] = 0001

59 : 0001; -- Mem[59] = 0001

--column 2

60 : 0001; -- Mem[60] = 0001

61 : 0001; -- Mem[61] = 0001

62 : 0001; -- Mem[62] = 0001

63 : 0001; -- Mem[63] = 0001

64 : 0001; -- Mem[64] = 0001

--column 3

65 : 0001; -- Mem[65] = 0001

66 : 0001; -- Mem[66] = 0001

67 : 0001; -- Mem[67] = 0001

68 : 0001; -- Mem[68] = 0001

69 : 0001; -- Mem[69] = 0001

--column 4

70 : 0001; -- Mem[70] = 0001

71 : 0001; -- Mem[71] = 0001

72 : 0001; -- Mem[72] = 0001

73 : 0001; -- Mem[73] = 0001

74 : 0001; -- Mem[74] = 0001

--matrix b (columns created from left to right)(items in colums are created top to bottom)

--column 0

75: 0001; -- Mem[75] = 0001

76 : 0001; -- Mem[76] = 0001

77 : 0001; -- Mem[77] = 0001

78 : 0001; -- Mem[78] = 0001

79 : 0001; -- Mem[79] = 0001

--column 1

80 : 0001; -- Mem[80] = 0001

81 : 0001; -- Mem[81] = 0001

82 : 0001; -- Mem[82] = 0001

83 : 0001; -- Mem[83] = 0001

84 : 0001; -- Mem[84] = 0001

--column 2

85 : 0001; -- Mem[85] = 0001

86 : 0001; -- Mem[86] = 0001

87 : 0001; -- Mem[87] = 0001

88 : 0001; -- Mem[88] = 0001

89 : 0001; -- Mem[89] = 0001

--column 3

90 : 0001; -- Mem[90] = 0001

91 : 0001; -- Mem[91] = 0001

92 : 0001; -- Mem[92] = 0001

93 : 0001; -- Mem[93] = 0001

94 : 0001; -- Mem[94] = 0001

--column 4

95 : 0001; -- Mem[95] = 0001

96 : 0001; -- Mem[96] = 0001

97 : 0001; -- Mem[97] = 0001


98 : 0001; -- Mem[98] = 0001

99 : 0001; -- Mem[99] = 0001


[100..4095] : 0;

END;


**Figures**



##### Look through cache structure [1]



##### Block structure of main memory and cache memory [1]



##### Full associative cache line mapping [1]