

1. Description

1.1. Project

| Project Name | inzynierka_v2 |
|-----------------|-------------------|
| Board Name | NUCLEO-F446RE |
| Generated with: | STM32CubeMX 6.0.0 |
| Date | 12/20/2022 |


1.2. MCU

| MCU Series | STM32F4 |
|----------------|---------------|
| MCU Line | STM32F446 |
| MCU name | STM32F446RETx |
| MCU Package | LQFP64 |
| MCU Pin number | 64 |

1.3. Core(s) information

| Core(s) | Arm Cortex-M4 |
|---------|---------------|

2. Pinout Configuration



3. Pins Configuration


| Pin Number | Pin Name | Pin Type | Alternate | Label |
|------------|------------------|----------|----------------|----------------------|
| LQFP64 | (function after | | Function(s) | |
| | reset) | | | |
| 1 | VBAT | Power | | |
| 2 | PC13 | I/O | GPIO_EXTI13 | B1 [Blue PushButton] |
| 3 | PC14-OSC32_IN * | I/O | RCC_OSC32_IN | |
| 4 | PC15-OSC32_OUT * | I/O | RCC_OSC32_OUT | |
| 5 | PH0-OSC_IN * | I/O | RCC_OSC_IN | |
| 6 | PH1-OSC_OUT * | I/O | RCC_OSC_OUT | |
| 7 | NRST | Reset | | |
| 8 | PC0 | I/O | ADC1_IN10 | |
| 9 | PC1 | I/O | ADC1_IN11 | |
| 10 | PC2 | I/O | ADC1_IN12 | |
| 12 | VSSA | Power | | |
| 13 | VDDA | Power | | |
| 15 | PA1 | I/O | TIM2_CH2 | LINC_ENC_A |
| 18 | VSS | Power | | |
| 19 | VDD | Power | | |
| 21 | PA5 ** | I/O | GPIO_Output | LD2 [Green Led] |
| 22 | PA6 | I/O | TIM3_CH1 | RINC_ENC_B |
| 23 | PA7 | I/O | TIM3_CH2 | RINC_ENC_A |
| 27 | PB1 ** | I/O | GPIO_Output | ROT_MOT_R |
| 28 | PB2 ** | I/O | GPIO_Output | ROT_MOT_L |
| 29 | PB10 ** | I/O | GPIO_Output | RMOT_DIR_R |
| 30 | VCAP_1 | Power | | |
| 31 | VSS | Power | | |
| 32 | VDD | Power | | |
| 37 | PC6 ** | I/O | GPIO_Output | LMOT_DIR_R |
| 39 | PC8 ** | I/O | GPIO_Output | LMOT_DIR_L |
| 41 | PA8 ** | I/O | GPIO_Output | RMOT_DIR_L |
| 42 | PA9 | I/O | TIM1_CH2 | ROTMOT_SPEED |
| 43 | PA10 | I/O | TIM1_CH3 | RMOT_SPEED |
| 44 | PA11 | I/O | TIM1_CH4 | LMOT_SPEED |
| 46 | PA13 * | I/O | SYS_JTMS-SWDIO | TMS |
| 47 | VSS | Power | | |
| 48 | VDD | Power | | |
| 49 | PA14 * | I/O | SYS_JTCK-SWCLK | TCK |
| 50 | PA15 | I/O | TIM2_CH1 | LINC_ENC_B |
| 51 | PC10 | I/O | USART3_TX | |

| Pin Number LQFP64 | Pin Name (function after reset) | Pin Type | Alternate Function(s) | Label |
|----------------------|---------------------------------------|----------|--------------------------|-------|
| 52 | PC11 | I/O | USART3_RX | |
| 53 | PC12 | I/O | UART5_TX | |
| 54 | PD2 | I/O | UART5_RX | |
| 55 | PB3 * | I/O | SYS_JTDO-SWO | SWO |
| 60 | воото | Boot | | |
| 61 | PB8 | I/O | I2C1_SCL | |
| 62 | PB9 | I/O | I2C1_SDA | |
| 63 | VSS | Power | | |
| 64 | VDD | Power | | |

^{**} The pin is affected with an I/O function

^{*} The pin is affected with a peripheral function but no peripheral mode is activated

4. Clock Tree Configuration



Page 5

5. Software Project

5.1. Project Settings

| Name | Value |
|-----------------------------------|--|
| Project Name | inzynierka_v2 |
| Project Folder | C:\Users\Marcel\STM32CubeIDE\workspace_1.4.0\inzynierka_v2 |
| Toolchain / IDE | STM32CubeIDE |
| Firmware Package Name and Version | STM32Cube FW_F4 V1.25.2 |
| Application Structure | Advanced |
| Generate Under Root | Yes |
| Do not generate the main() | No |
| Minimum Heap Size | 0x200 |
| Minimum Stack Size | 0x400 |

5.2. Code Generation Settings

| Name | Value |
|---|---------------------------------------|
| STM32Cube MCU packages and embedded software | Copy only the necessary library files |
| Generate peripheral initialization as a pair of '.c/.h' files | Yes |
| Backup previously generated files when re-generating | No |
| Keep User Code when re-generating | Yes |
| Delete previously generated files when not re-generated | Yes |
| Set all free pins as analog (to optimize the power | No |
| consumption) | |
| Enable Full Assert | No |

5.3. Advanced Settings - Generated Function Calls

| Rank | Function Name | IP Instance Name |
|------|---------------------|------------------|
| 1 | MX_GPIO_Init | GPIO |
| 2 | SystemClock_Config | RCC |
| 3 | MX_TIM2_Init | TIM2 |
| 4 | MX_I2C1_Init | I2C1 |
| 5 | MX_TIM3_Init | TIM3 |
| 6 | MX_UART5_Init | UART5 |
| 7 | MX_USART3_UART_Init | USART3 |
| 8 | MX_TIM1_Init | TIM1 |
| 9 | MX_ADC1_Init | ADC1 |

| ii | nzynierka_v2 Project |
|----|----------------------|
| (| Configuration Report |

6. Power Consumption Calculator report

6.1. Microcontroller Selection

| Series | STM32F4 |
|-----------|---------------|
| Line | STM32F446 |
| мси | STM32F446RETx |
| Datasheet | DS10693_Rev6 |

6.2. Parameter Selection

| Temperature | 25 |
|-------------|-----|
| Vdd | 3.3 |

6.3. Battery Selection

| Battery | Li-SOCL2(A3400) |
|-------------------|-----------------|
| Capacity | 3400.0 mAh |
| Self Discharge | 0.08 %/month |
| Nominal Voltage | 3.6 V |
| Max Cont Current | 100.0 mA |
| Max Pulse Current | 200.0 mA |
| Cells in series | 1 |
| Cells in parallel | 1 |


6.4. Sequence

| Step | Step1 | Step2 |
|------------------------|----------------------------------|---------------------------|
| Mode | RUN | STOP UDM (Under Drive) |
| Vdd | 3.3 | 3.3 |
| Voltage Source | Battery | Battery |
| Range | Scale1-High | No Scale |
| Fetch Type | RAM/FLASH/REGON/ART/P REFETCH | n/a |
| CPU Frequency | 180 MHz | 0 Hz |
| Clock Configuration | HSE PLL | Regulator LP Flash-PwrDwn |
| Clock Source Frequency | 4 MHz | 0 Hz |
| Peripherals | | |
| Additional Cons. | 0 mA | 0 mA |
| Average Current | 46 mA | 55 µA |
| Duration | 0.1 ms | 0.9 ms |
| DMIPS | 225.0 | 0.0 |
| Ta Max | 98.02 | 104.99 |
| Category | In DS Table | In DS Table |

6.5. Results

| Sequence Time | 1 ms | Average Current | 4.65 mA |
|---------------|---------|-----------------|-------------|
| Battery Life | 1 month | Average DMIPS | 225.0 DMIPS |

6.6. Chart



7. IPs and Middleware Configuration

7.1. ADC1 mode: IN10 mode: IN11 mode: IN12

7.1.1. Parameter Settings:

ADCs_Common_Settings:

Mode Independent mode

ADC_Settings:

Clock Prescaler PCLK2 divided by 8 *

Resolution 12 bits (15 ADC Clock cycles)

Data Alignment Right alignment

Scan Conversion Mode Disabled
Continuous Conversion Mode Disabled
Discontinuous Conversion Mode Disabled
DMA Continuous Requests Disabled

End Of Conversion Selection EOC flag at the end of single channel conversion

ADC_Regular_ConversionMode:

Number Of Conversion

External Trigger Conversion Source Regular Conversion launched by software

External Trigger Conversion Edge None Rank 1

Channel 10
Sampling Time 480 Cycles *

ADC_Injected_ConversionMode:

Number Of Conversions 0

WatchDog:

Enable Analog WatchDog Mode false

7.2. **GPIO**

7.3. I2C1 I2C: I2C

7.3.1. Parameter Settings:

Master Features:

I2C Speed Mode Standard Mode

I2C Clock Speed (Hz) 100000

Slave Features:

Clock No Stretch Mode Disabled

Primary Address Length selection 7-bit

Dual Address Acknowledged Disabled

Primary slave address 0

General Call address detection Disabled

7.4. RCC

7.4.1. Parameter Settings:

System Parameters:

VDD voltage (V) 3.3
Instruction Cache Enabled
Prefetch Buffer Enabled
Data Cache Enabled

Flash Latency(WS) 2 WS (3 CPU cycle)

RCC Parameters:

HSI Calibration Value 16

TIM Prescaler Selection Disabled

HSE Startup Timout Value (ms) 100

LSE Startup Timout Value (ms) 5000

Power Parameters:

Power Regulator Voltage Scale Power Regulator Voltage Scale 3

Power Over Drive Disabled

7.5. SYS

Timebase Source: SysTick

7.6. TIM1

Clock Source: Internal Clock
Channel2: PWM Generation CH2
Channel3: PWM Generation CH3
Channel4: PWM Generation CH4

7.6.1. Parameter Settings:

Counter Settings:

Prescaler (PSC - 16 bits value) 83 *
Counter Mode Up

Counter Period (AutoReload Register - 16 bits value) 999 *

Internal Clock Division (CKD) No Division

Repetition Counter (RCR - 8 bits value) 0

auto-reload preload Enable *

Trigger Output (TRGO) Parameters:

Master/Slave Mode (MSM bit) Disable (Trigger input effect not delayed)

Trigger Event Selection Reset (UG bit from TIMx_EGR)

Break And Dead Time management - BRK Configuration:

BRK State Disable
BRK Polarity High

Break And Dead Time management - Output Configuration:

Automatic Output State Disable
Off State Selection for Run Mode (OSSR) Disable
Off State Selection for Idle Mode (OSSI) Disable
Lock Configuration Off

PWM Generation Channel 2:

Mode PWM mode 1

Pulse (16 bits value) 0

Output compare preload Enable

Fast Mode Disable

CH Polarity High

CH Idle State Reset

PWM Generation Channel 3:

Mode PWM mode 1

Pulse (16 bits value) 0

Output compare preload Enable
Fast Mode Disable
CH Polarity High
CH Idle State Reset

PWM Generation Channel 4:

Mode PWM mode 1

Pulse (16 bits value) 0

Output compare preload Enable
Fast Mode Disable
CH Polarity High
CH Idle State Reset

7.7. TIM2

Combined Channels: Encoder Mode

7.7.1. Parameter Settings:

| Counter Settings: | |
|---|--|
| Prescaler (PSC - 16 bits value) | 0 |
| Counter Mode | Up |
| Counter Period (AutoReload Register - 32 bits value) | 200 * |
| Internal Clock Division (CKD) | No Division |
| auto-reload preload | Disable |
| Trigger Output (TRGO) Parameters: | |
| Master/Slave Mode (MSM bit) | Disable (Trigger input effect not delayed) |
| Trigger Event Selection | Reset (UG bit from TIMx_EGR) |
| Encoder: | |
| Encoder Mode | Encoder Mode TI1 |
| Parameters for Channel 1 | |
| Polarity | Rising Edge |
| IC Selection | Direct |
| Prescaler Division Ratio | No division |
| Input Filter | 0 |
| Parameters for Channel 2 | |
| Polarity | Rising Edge |
| IC Selection | Direct |
| Prescaler Division Ratio | No division |
| Input Filter | 0 |

7.8. TIM3

Combined Channels: Encoder Mode

7.8.1. Parameter Settings:

Counter Settings:

Prescaler (PSC - 16 bits value) 0

Counter Mode Up

Counter Period (AutoReload Register - 16 bits value) 200 *

Internal Clock Division (CKD) No Division auto-reload preload Disable

| Master/Slave Mode (MSM bit) | Disable (Trigger input effect not delayed) |
|--|--|
| Trigger Event Selection | Reset (UG bit from TIMx_EGR) |
| Encoder: | |
| Encoder Mode | Encoder Mode TI1 |
| Parameters for Channel 1 | |
| Polarity | Rising Edge |
| IC Selection | Direct |
| Prescaler Division Ratio | No division |
| Input Filter | 0 |
| Parameters for Channel 2 | |
| Polarity | Rising Edge |
| IC Selection | Direct |
| Prescaler Division Ratio | No division |
| Input Filter | 0 |
| 7.9. UART5 | |
| Mode: Asynchronous | |
| 7.9.1. Parameter Settings: | |
| | |
| Basic Parameters: | |
| Baud Rate | 9600 * |
| | |
| Word Length | 8 Bits (including Parity) |
| Word Length Parity | 8 Bits (including Parity) None |
| Word Length Parity Stop Bits | 8 Bits (including Parity) None 1 |
| Parity Stop Bits | None |
| Parity | None |
| Parity Stop Bits Advanced Parameters: Data Direction | None 1 |
| Parity Stop Bits Advanced Parameters: | None 1 Receive and Transmit |
| Parity Stop Bits Advanced Parameters: Data Direction | None 1 Receive and Transmit |
| Parity Stop Bits Advanced Parameters: Data Direction | None 1 Receive and Transmit |
| Parity Stop Bits Advanced Parameters: Data Direction Over Sampling 7.10. USART3 | None 1 Receive and Transmit |
| Parity Stop Bits Advanced Parameters: Data Direction Over Sampling 7.10. USART3 Mode: Asynchronous | None 1 Receive and Transmit |
| Parity Stop Bits Advanced Parameters: Data Direction Over Sampling 7.10. USART3 | None 1 Receive and Transmit |
| Parity Stop Bits Advanced Parameters: Data Direction Over Sampling 7.10. USART3 Mode: Asynchronous | None 1 Receive and Transmit |
| Parity Stop Bits Advanced Parameters: Data Direction Over Sampling 7.10. USART3 Mode: Asynchronous 7.10.1. Parameter Settings: | None 1 Receive and Transmit |
| Parity Stop Bits Advanced Parameters: Data Direction Over Sampling 7.10. USART3 Mode: Asynchronous 7.10.1. Parameter Settings: Basic Parameters: | None 1 Receive and Transmit 16 Samples |
| Parity Stop Bits Advanced Parameters: Data Direction Over Sampling 7.10. USART3 Mode: Asynchronous 7.10.1. Parameter Settings: Basic Parameters: Baud Rate | None 1 Receive and Transmit 16 Samples |

Stop Bits 1

Advanced Parameters:

Data Direction Receive and Transmit

Over Sampling 16 Samples

* User modified value

8. System Configuration

8.1. GPIO configuration

| IP | Pin | Signal | GPIO mode | GPIO pull/up pull down | Max Speed | User Label |
|------------------|------------------------|--------------------|-------------------------------|-----------------------------|--------------|--------------|
| ADC1 | PC0 | ADC1_IN10 | Analog mode | No pull-up and no pull-down | n/a | |
| ADCT | PC1 | ADC1_IN10 | Analog mode | No pull-up and no pull-down | n/a | |
| | PC2 | ADC1_IN11 | Analog mode | No pull-up and no pull-down | n/a | |
| I2C1 | PB8 | I2C1_SCL | Alternate Function Open Drain | Pull-up | Very High | |
| | PB9 | I2C1_SDA | Alternate Function Open Drain | Pull-up | Very High | |
| TIM1 | PA9 | TIM1_CH2 | Alternate Function Push Pull | No pull-up and no pull-down | Low | ROTMOT_SPEED |
| | PA10 | TIM1_CH3 | Alternate Function Push Pull | No pull-up and no pull-down | Low | RMOT_SPEED |
| | PA11 | TIM1_CH4 | Alternate Function Push Pull | No pull-up and no pull-down | Low | LMOT_SPEED |
| TIM2 | PA1 | TIM2_CH2 | Alternate Function Push Pull | No pull-up and no pull-down | Low | LINC_ENC_A |
| | PA15 | TIM2_CH1 | Alternate Function Push Pull | No pull-up and no pull-down | Low | LINC_ENC_B |
| TIM3 | PA6 | TIM3_CH1 | Alternate Function Push Pull | No pull-up and no pull-down | Low | RINC_ENC_B |
| | PA7 | TIM3_CH2 | Alternate Function Push Pull | No pull-up and no pull-down | Low | RINC_ENC_A |
| UART5 | PC12 | UART5_TX | Alternate Function Push Pull | Pull-up | Very High | |
| | PD2 | UART5_RX | Alternate Function Push Pull | Pull-up | Very High | |
| USART3 | PC10 | USART3_TX | Alternate Function Push Pull | No pull-up and no pull-down | Very High | |
| | PC11 | USART3_RX | Alternate Function Push Pull | No pull-up and no pull-down | Very High | |
| Single Mapped | PC14- OSC32_IN | RCC_OSC32_IN | n/a | n/a | n/a | |
| Signals | PC15- OSC32_OU T | RCC_OSC32_O UT | n/a | n/a | n/a | |
| | PH0- OSC_IN | RCC_OSC_IN | n/a | n/a | n/a | |
| | PH1- OSC_OUT | RCC_OSC_OUT | n/a | n/a | n/a | |
| | PA13 | SYS_JTMS- SWDIO | n/a | n/a | n/a | TMS |
| | PA14 | SYS_JTCK- SWCLK | n/a | n/a | n/a | TCK |
| | PB3 | SYS_JTDO- SWO | n/a | n/a | n/a | SWO |

| IP | Pin | Signal | GPIO mode | GPIO pull/up pull down | Max Speed | User Label |
|------|------|-------------|---|-----------------------------|--------------|----------------------|
| GPIO | PC13 | GPIO_EXTI13 | External Interrupt Mode with Falling edge trigger detection | No pull-up and no pull-down | n/a | B1 [Blue PushButton] |
| | PA5 | GPIO_Output | Output Push Pull | No pull-up and no pull-down | Low | LD2 [Green Led] |
| | PB1 | GPIO_Output | Output Push Pull | No pull-up and no pull-down | Low | ROT_MOT_R |
| | PB2 | GPIO_Output | Output Push Pull | No pull-up and no pull-down | Low | ROT_MOT_L |
| | PB10 | GPIO_Output | Output Push Pull | No pull-up and no pull-down | Low | RMOT_DIR_R |
| | PC6 | GPIO_Output | Output Push Pull | No pull-up and no pull-down | Low | LMOT_DIR_R |
| | PC8 | GPIO_Output | Output Push Pull | No pull-up and no pull-down | Low | LMOT_DIR_L |
| | PA8 | GPIO_Output | Output Push Pull | No pull-up and no pull-down | Low | RMOT_DIR_L |

8.2. DMA configuration

nothing configured in DMA service

8.3. NVIC configuration

8.3.1. NVIC

| Interrupt Table | Enable | Preenmption Priority | SubPriority |
|--|--------|----------------------|-------------|
| Non maskable interrupt | true | 0 | 0 |
| Hard fault interrupt | true | 0 | 0 |
| Memory management fault | true | 0 | 0 |
| Pre-fetch fault, memory access fault | true | 0 | 0 |
| Undefined instruction or illegal state | true | 0 | 0 |
| System service call via SWI instruction | true | 0 | 0 |
| Debug monitor | true | 0 | 0 |
| Pendable request for system service | true | 0 | 0 |
| System tick timer | true | 0 | 0 |
| ADC1, ADC2 and ADC3 interrupts | true | 0 | 0 |
| USART3 global interrupt | true | 0 | 0 |
| UART5 global interrupt | true | 0 | 0 |
| PVD interrupt through EXTI line 16 | unused | | |
| Flash global interrupt | unused | | |
| RCC global interrupt | unused | | |
| TIM1 break interrupt and TIM9 global interrupt | unused | | |
| TIM1 update interrupt and TIM10 global interrupt | unused | | |
| TIM1 trigger and commutation interrupts and TIM11 global interrupt | unused | | |
| TIM1 capture compare interrupt | | unused | |
| TIM2 global interrupt | unused | | |
| TIM3 global interrupt | unused | | |
| I2C1 event interrupt | | unused | |
| I2C1 error interrupt | unused | | |
| EXTI line[15:10] interrupts | unused | | |
| FPU global interrupt | | unused | |

8.3.2. NVIC Code generation

| Enabled interrupt Table | Select for init | Generate IRQ | Call HAL handler |
|---|-------------------|--------------|------------------|
| | sequence ordering | handler | |
| Non maskable interrupt | true | true | false |
| Hard fault interrupt | true | true | false |
| Memory management fault | true | true | false |
| Pre-fetch fault, memory access fault | true | true | false |
| Undefined instruction or illegal state | true | true | false |
| System service call via SWI instruction | true | true | false |

| Enabled interrupt Table | Select for init | Generate IRQ | Call HAL handler |
|-------------------------------------|-------------------|--------------|------------------|
| | sequence ordering | handler | |
| Debug monitor | true | true | false |
| Pendable request for system service | true | true | false |
| System tick timer | true | true | true |
| ADC1, ADC2 and ADC3 interrupts | true | true | true |
| USART3 global interrupt | true | true | true |
| UART5 global interrupt | true | true | true |

^{*} User modified value

9. System Views

9.1. Category view

9.1.1. Current

10. Docs & Resources

Type Link

Datasheet http://www.st.com/resource/en/datasheet/DM00141306.pdf

Reference http://www.st.com/resource/en/reference_manual/DM00135183.pdf

manual

Programming http://www.st.com/resource/en/programming manual/DM00046982.pdf

manual

Errata sheet http://www.st.com/resource/en/errata_sheet/DM00155929.pdf

Application note http://www.st.com/resource/en/application_note/CD00167594.pdf

Application note http://www.st.com/resource/en/application_note/CD00211314.pdf

Application note http://www.st.com/resource/en/application_note/CD00249778.pdf

Application note http://www.st.com/resource/en/application_note/CD00259245.pdf

Application note http://www.st.com/resource/en/application_note/CD00264321.pdf

Application note http://www.st.com/resource/en/application_note/CD00264342.pdf

Application note http://www.st.com/resource/en/application_note/CD00264379.pdf

Application note http://www.st.com/resource/en/application_note/DM00024853.pdf

Application note http://www.st.com/resource/en/application_note/DM00040802.pdf

 $Application\ note \ http://www.st.com/resource/en/application_note/DM00040808.pdf$

Application note http://www.st.com/resource/en/application_note/DM00042534.pdf

Application note http://www.st.com/resource/en/application_note/DM00046011.pdf

Application note http://www.st.com/resource/en/application_note/DM00072315.pdf

Application note http://www.st.com/resource/en/application_note/DM00073742.pdf

Application note http://www.st.com/resource/en/application_note/DM00073853.pdf

Application note http://www.st.com/resource/en/application_note/DM00080497.pdf

Application note http://www.st.com/resource/en/application_note/DM00081379.pdf

Application note http://www.st.com/resource/en/application_note/DM00115714.pdf

Application note http://www.st.com/resource/en/application_note/DM00129215.pdf

Application note http://www.st.com/resource/en/application_note/DM00154959.pdf

Application note http://www.st.com/resource/en/application_note/DM00160482.pdf

Application note http://www.st.com/resource/en/application_note/DM00161778.pdf http://www.st.com/resource/en/application_note/DM00213525.pdf Application note Application note http://www.st.com/resource/en/application_note/DM00220769.pdf Application note http://www.st.com/resource/en/application_note/DM00227538.pdf http://www.st.com/resource/en/application_note/DM00257177.pdf Application note http://www.st.com/resource/en/application_note/DM00272912.pdf Application note http://www.st.com/resource/en/application note/DM00226326.pdf Application note Application note http://www.st.com/resource/en/application_note/DM00236305.pdf Application note http://www.st.com/resource/en/application note/DM00281138.pdf Application note http://www.st.com/resource/en/application note/DM00296349.pdf Application note http://www.st.com/resource/en/application_note/DM00327191.pdf Application note http://www.st.com/resource/en/application_note/DM00354244.pdf Application note http://www.st.com/resource/en/application_note/DM00373474.pdf Application note http://www.st.com/resource/en/application_note/DM00315319.pdf http://www.st.com/resource/en/application_note/DM00380469.pdf Application note Application note http://www.st.com/resource/en/application_note/DM00395696.pdf Application note http://www.st.com/resource/en/application_note/DM00431633.pdf Application note http://www.st.com/resource/en/application_note/DM00493651.pdf Application note http://www.st.com/resource/en/application_note/DM00536349.pdf Application note http://www.st.com/resource/en/application_note/DM00725181.pdf