### Lecture 4

## Design of Embedded Hardware and Firmware

The LCD on MSE-Embedded Board Design of a LCD Avalon Slave Core

TSM\_EmbHardw Mar. 16, 2016

> Prof. A. Habegger Bern University of Applied Sciences

### Agenda

- ▶Intro
- ►Avalon to Extern Bridge
- **▶Liquid Crystal Display**
- ▶LCD Testing ModelSim
- ▶An example Interface

### Design of Embedded Hardware and Firmware

Prof. A. Habegger



of Applied Science

Intro Avalon LCD

Simulation Get Started

Rev. 4904004 - 4.2

### Notes

Notes

### **The Goals**

- ► Exercise counter based on Timer and simplePIO finished
- ▶ More details to Avalon Slaves
- Let's get in touch with the LCD
  - Understand the interface
  - ▶ Implement an Avalon slave IP
  - Extend firmware to display a on the LCD
  - ▶ Display an image (optional)

Design of
Embedded
Hardware and
Firmware
Prof. A. Habegger






Avalon LCD Simulation

Get Started


V	0	te	S

Rev. 4904004 - 4

### Overview








### Signals





Notes			

### Communication





Notes			

### **LCD Description**

- Color display
- ▶ 2.4" Diagonal
- ▶ 240 x 320 pixels
- ▶ Up to 18 bit resolution (We will use 16)
- ▶ ILI9341 controller
- Controller allows several interfaces. We will use the 8080-series parallel interface with 16 bits.
- Available documentation:
  - ▶ LCD documentation (practical and very short)
  - ► ILI9341 controller documentation (very complete... too much)

Design of Embedded Hardware and Firmware	Notes
Prof. A. Habegger	
H Barn University of Applied Sciences	
and the second	
Intro _	
Avalon	
LCD	
Simulation	
Get Started	
-	
-	
-	
Rev. 4904004 - 4.7	

### 8080 Series Parallel Interface

- ▶ The LCD interface has 7 signals:
  - ▶ DB (16 bits) for data bus (also used for commands).
  - ► Read control signal (RD<sub>n</sub>)
  - ▶ Write control signal (WR<sub>n</sub>)
  - ▶ Chip-Select (CS<sub>n</sub>)
  - ▶ D/Cx control signal indicates whether in the bus we are sending data or commands (D\_C<sub>n</sub>)
  - ▶ LCD\_Reset<sub>n</sub>
  - ▶ Interface Mode signal allowing to select either an interface on 8 or 16 bits (*IM*0)



### Commands (or registers) [1]

- As set of commands allow to initialize power setting, adjust gamma settings, select resolution (18 bits, 16 bits,...), transfer mode, screen size, scrolling, etc.
- These commands are performed in two accesses: first a register address followed by the data to be written to the register.
- Addresses and data must be sent in 16 bits. We will thus use the 16 bits interface. It is easier and faster.

Design of Embedded fardware and Firmware	Note	s
A. Habegger		
iversity ad Sciences		
on		
ulation Started		

### Commands (or registers) [2]


- ▶ You can either study every register to write your initialization or use the  $init\_LCD()$  function available in Moodle.
- ▶ This initialization sets a pixel format BGR on 16 bits assigning 5 (B),6 (G), and 5 bits (R) respectively for each color
- For sending pixels you must initially write to the register 0x002C and then send 240x320 pixels to fill the screen. Each pixel sent in a 16-bit transfer.

Design of Embedded Hardware and Firmware Prof. A. Habegger	Notes
Barn University of Applied Sciences	
Intro	
Avalon	
LCD	
Simulation	
Get Started	
Rev. 4904004 - 4.10	

Notes			

### **About the Hardware Interface**


▶ Translate Avalon to LCD format accesses:





### **About the Controller Timing**

▶ Respecting the following timing:



Embedded Hardware and Firmware
Prof. A. Habegger
F H Bern University of Applied Sciences
Intro
Avalon
LCD
Simulation
Get Started

Notes			

### **Details to the Timing**


Signal	Symbo	Parameter	min	max	Unit	Description
DCX	tast	Address setup time	0	-	ns	
DCX	taht	Address hold time (Write/Read)	0	-	ns	
	tchw	CSX "H" pulse width	0	-	ns	
	tcs	Chip Select setup time (Write)	15	-	ns	
CSX	tres	Chip Select setup time (Read ID)	45	-	ns	
	trosfm	Chip Select setup time (Read FM)	355	-	ns	
	tosf	Chip Select Wait time (Write/Read)	10	-	ns	
	twc	Write cycle	66	-	ns	
WRX twrh		Write Control pulse H duration	15	-	ns	
	twrl	Write Control pulse L duration	15	-	ns	
trcfm		Read Cycle (FM)	450	-	ns	
RDX (FM)	trdhfm	Read Control H duration (FM)	90	-	ns	
trdlfr		Read Control L duration (FM)	355	-	ns	
	trc	Read cycle (ID)	160	-	ns	
RDX (ID)	trdh	Read Control pulse H duration	90	-	ns	
	trdl	Read Control pulse L duration	45	-	ns	
	tdst	Write data setup time	10	-	ns	
0[17:0],	tdht	Write data hold time	10	-	ns	
D[17:10]&D[8:1], D[17:10].	trat	Read access time	-	40	ns	For maximum CL=30pF For minimum CL=8pF
)[17:10], )[17:9]	tratfm	Read access time	-	340	ns	FOI IIIIIIIIIIII CL=8PF
/[17.0]	trod	Read output disable time	20	80	ns	



Notes	

### **About the Controller Timing**

▶ Respecting the following timing:





Notes				

### **The Design Steps**

- Define a register model
  - How many "registers" must be available for a firmware-developer to properly communicate with the core
- Define an architecture with the following behavior
  - ▶ Block the avalon bus with waitrequest signal
  - Generate LCD control signals (LCD\_WRn and LCD\_D\_Cn) respecting timing from the datasheet. They can be generated by a state machine or a counter followed by a decoder.
- ➤ Slow control signals like LCD\_Reset\_n, LCD\_CS\_n and IM0 can be generated by a GPIO (You got an idea by simplePIO how to design such ports).

Design of Embedded Hardware and Firmware	Notes
Prof. A. Habegger	
Bum University of Applies Sciences	
or Applied Sciences	
ntro	
Avalon	
.CD	
Simulation	
Get Started	


### Simulation, Verification, and Debugging

- ▶ Complexity enhancement increases the probabilities of inserting bugs in your system.
- After describing a hardware architecture using VHDL we need to make sure it works.
- Several options are possible:

  - Trial and error... really an option?Simulation or manual verification
  - Automatic verification
  - On-chip debugging

Design of Embedded Hardware and Firmware	Notes
Prof. A. Habegger	
H But University of Applies Sciences	
- Apple Secret	
Intro	
Avalon	
LCD	
Simulation	
Get Started	
Rev. 4904004 - 4.16	

### **Test Results**



Design of Embedded Hardware and Firmware	
Prof. A. Habegger	
Bern University of Applied Sciences	
Intro	
Avalon	
LCD	
Simulation	
Get Started	

Notes				

### Simulation, Verification, and Debugging

- ModelSim allows to perform a simple initial functional verification of a system (DUT) with a few simple steps:
  - ► Compile your VHDL code.
  - ▶ Write some input stimuli from the command line
  - ► Select the signals you want to observe
  - ► Run simulation
  - ► Analyze the resulting time-diagram

Design of Embedded Hardware and Firmware	Notes
Prof. A. Habegger	
F H Barn University of Applied Sciences	
Intro	
Avalon	
LCD	
Simulation	
Get Started	

### **Manual Simulation**

- ▶ Command lines can also be scripted as a .do
- Script exemple:

```
File: exampleDo.do
        restart
force clk 1 0, 0 10ns -repeat 20ns
force reset 1 0, 0 100ns
force avalon_address XX 0, 00 205ns, XX 225ns, 01 405ns,
XX 425ns
force avalon_write_data 16#XX 0, 16#2A 205ns, 16#XX 225ns,
16#CX 405ns, 16#XX 425ns
force avalon_wr 0 0, 1 205ns, 0 225ns, 1 405ns, 0 425ns
force avalon_cs 0 0, 1 208ns, 0 228ns, 1 405ns, 0 425ns
run 600ns
```



## Notes

### **Manual vs Automated Simulation**


- Manual
  - + quick and easy to setup and use
  - "human-in-the-loop" verification process
  - It can be very tedious for manually generating every test to be evaluated
  - It is up to you to verify behavior correctness
  - Complex designs may have many signals to analyze... and should be run for a long time
- A smarter approach is needed...
- A testbench can be used for generating input stimuli and verifing responses through output signals
- ▶ We provide a textbench for the LCD (how to develop testbenches is beyond the scope of this course





# Notes

### **Test Results**



Hardware and Firmware
Prof. A. Habegger
Bern University of Applies Sciences
Intro
Avalon
LCD
Simulation
Get Started

Design of

Notes			

### **En Example Entity**

```
Design of Embedded Hardware and Firmware Prof. A. Habegger Prof. A
```

```
Notes
```

### **Adapt the Component**

```
Design of Embedded Hardware and Firmware Prof. A. Habeger

Firmware Prof. A. Habeger

Intro
Avalon
LCD
Simulation
Get Starrent
```

```
Notes
```

### **Adapt the Port-Map**



Design of Embedded Hardware and Firmware Prof. A. Habegger
Intro
Avalon
LCD
Simulation
Get Started

Notes				