Lecture 3

Design of Embedded Hardware and Firmware

Programmable interface design – GPIO PIO - example

TSM_EmbHardw Mar. 08, 2016

Prof. A. Habegger Bern University of Applied Sciences

Agenda

- Intro
 - Specification

- PIO Design
 - Design Methodology
 - The Address Mapping

Function

- The Module Interface
 - The Module

Design of Embedded Hardware and Firmware

Prof. A. Habegger



Intro

Specs

PIO Design

Method

Entity

The Goals

- Example of a development methodology of a programmable parallel port interface
- The objective here is to design an interface for an Avalon bus as a slave module.
- ▶ The main characteristics of the module are:
 - Bidirectional communication capability
 - Programmable direction on bit level (from SW)
 - Special features for modifying the port bits (value)

Design of Embedded Hardware and Firmware

Prof. A. Habegger



Intro


Specs

PIO Design

Method

Entity

Top View of Example SoPC



Design of Embedded Hardware and Firmware

Prof. A. Habegger



Bern University of Applied Sciences

ntro

Specs

PIO Design

Method

Entity

Parallel Port Interface

- The Port to external components (8 bits bidirectional)
 - Each pin can be specified as input or output
 - The direction is specified in RegDir; (0: input | 1: output)
 - The direction can be read back
- The state of the port at the pin level can be read in RegPin
- The state value is stored in a register:
 - ▶ RegPort → Port Register

Design of Embedded Hardware and Firmware

Prof. A. Habegger



Intro

Specs

PIO Design

Method

Entity AddrMap

Parallel Port Interface

- Possibilities to modify register value are listed next:
 - RegPort :
 Direct memorized value : '0' or '1'
 - RegSet:
 The bits specified at '1' level during the write cycle at this address, are saved as '1' in the register, the others bits are not changed
 - 3. RegClr:
 The bits specified at '1' level during the write cycle at this address, are saved as '0' in the register, the others bits are not changed

This register can be read back

Design of Embedded Hardware and Firmware

Prof. A. Habegger



Intro

Snece

PIO Design

Method Entity

Programmable Interface Design

- Identify inputs-outputs of the interface (VHDL entity)
- Define a register model
 - ► The register model is the interface between hardware and software.
 - Typically there are control, status and data registers.
 - For the software programmer the interface must remain as simple to use as possible.
 - Try to avoid unnecessary hardware complexity.
- Create your interface architecture:
 - From registers derive outputs
 - From inputs write on registers
 - Other registers may also store system state (decoding of states)

Design of Embedded Hardware and Firmware

Prof. A. Habegger



Intro


Specs

PIO Design

Metho

Entity

The Entity



Based on the block interface we derive entity signals.

Design of **Embedded** Hardware and **Firmware**

Prof. A. Habegger



Bern University of Applied Sciences

Intro

Specs

PIO Design

Method

Entity

AddrMap

¹Use std_logic signal type, only.

VHDL Description

File: simplePIO-entity.vhdl

```
library ieee;
use ieee.std logic 1164.all;
entity SimplePIO is
 port (
    -- Avalon interfaces signals
    Clk CI
           : in std_logic;
   Reset_RLI : in std_logic;
Address_DI : in std_logic_vector (2 DOWNTO 0);
ChipSelect_SI : in std_logic;
    Read_SI : in std_logic;
    Write_SI : in std_logic;
    ReadData_DO : out std_logic_vector (7 DOWNTO 0);
    WriteData_DI : in std_logic_vector (7 DOWNTO 0);
    -- Parallel Port external interface
    ParPort_DIO : INOUT std_logic_vector (7 DOWNTO 0)
  );
end entity SimplePIO;
```

A good naming convention is the one used at ETH. It introduces a suffix convention as for specify signal property more detailed. Look it up

https://www.dz.ee.ethz.ch/de/information/hdl-hilfe/vhdl-namenskonvention.html

Design of Embedded Hardware and Firmware

Prof. A. Habegger



Bern University of Applied Sciences

Intro

Specs

PIO Design

Method

Entity

The Register Model

Addr	Write Register		Read Register	
	Name	[70]	Name	[70]
0	RegDir	→RegDir	RegDir	RegDir $ ightarrow$
1		Don't care	RegPin	ParPort→
2	RegPort	ightarrowRegPort	RegPort	RegPort $ ightarrow$
3	RegSet	ightarrowRegPort		0x00
4	RegClr	ightarrowRegPort		0x00
5		Don't care		0x00
6		Don't care		0x00
7		Don't care		0x00

▶ Calculate the width of address bus by : bit width \rightarrow ceil($\frac{\log(\text{RegNo})}{\log(2)}$)

Design of Embedded Hardware and Firmware

Prof. A. Habegger



Bern University of Applied Sciences

Intro

Specs


PIO Design

Method

Entity

AddrMap

Parallel Port Module on Avalon



Design of Embedded Hardware and Firmware

Prof. A. Habegger



Bern University of Applied Sciences

Intro

Specs

PIO Design

Method Entity


Arch

AddrMap

Rev. - 3.1

Based on the address mapping we develop the functional behavior

From Registers to Outputs



Develop the FSM-D interface controller.

Design of Embedded Hardware and Firmware

Prof. A. Habegger



Bern University of Applied Sciences

Intro

Specs

PIO Design

Method

Entity

Arch

AddrMap

Rev. - 3.12

The Architecture Internal signals

File: simplePIO-archNoWait.vhdl

```
architecture noWait of simplePIO is
    signal RegDir_D : std_logic_vector (7 DOWNTO 0);
    signal RegPort_D : std_logic_vector (7 DOWNTO 0);
    signal RegPin_D : std_logic_vector (7 DOWNTO 0);
begin
```

Design of Embedded Hardware and Firmware

Prof. A. Habegger



Intro

Specs

PIO Design

Method

Entity

AddrMap

The Architecture Registers access (write)

File: simplePIO-archNoWait.vhdl

```
pRegWr : process(Clk_CI, Reset_RLI)
  begin
    if (Reset RLI = '0') then
      -- Input by default
      RegDir_D <= (others => '0');
      RegPort_D <= (others => '0');
    elsif rising edge(Clk CI) then
      if ChipSelect SI = '1' and Write SI = '1' then
        -- Write cycle
        case Address DI(2 downto 0) is
          when "000" => RegDir_D <= WriteData_DI;</pre>
          when "010" => RegPort D <= WriteData DI;</pre>
          when "011" => RegPort D <= RegPort D OR WriteData DI;</pre>
          when "100" => RegPort D <= RegPort D AND NOT WriteData DI;
          when others => null;
        end case:
      end if:
    end if:
  end process pReqWr;
```

Design of Embedded Hardware and Firmware

Prof. A. Habegger



Bern University of Applied Sciences

Intro

Specs

PIO Design

Method

Entity

Arch

AddrMap

The Architecture Registers access (read) – 0 wait

File: simplePIO-archNoWait.vhdl

Design of Embedded Hardware and Firmware

Prof. A. Habegger



Intro

Specs

PIO Design

Method

Entity

AddrMap

The Architecture

Registers access (read) – 1 wait

File: simplePIO-arch1Wait.vhdl

```
-- Read Process from registers with wait 1
pRegRd : process(Clk_CI)
begin
  if rising_edge(Clk_CI) then
    ReadData_DO <= (others => '0');
    if ChipSelect_SI = '1' and Read_SI = '1' then
        case Address_DI(2 downto 0) is
        when "000" => ReadData_DO <= RegDir_D;
        when "001" => ReadData_DO <= RegPin_D;
        when "010" => ReadData_DO <= RegPort_D;
        when others => null;
    end case;
    end if;
end process pRegRd;
```

Design of Embedded Hardware and Firmware

Prof. A. Habegger



Bern University of Applied Sciences

Intro

Specs

PIO Design

Method


Entity

AddrMap

The Architecture External interface

File: simplePIO-archNoWait.vhdl

```
-- Parallel Port output value
pPort : process(RegDir_D, RegPort_D)
begin
    for idx in 0 to 7 loop
        if RegDir_D(idx) = '1' then
            ParPort_DIO(idx) <= RegPort_D(idx);
        else
            ParPort_DIO(idx) <= 'Z';
        end if;
    end loop;
end process pPort;
-- Parallel Port Input value
RegPin_D <= ParPort_DIO;</pre>
```



Design of Embedded Hardware and Firmware

Prof. A. Habegger



Intro

Specs

PIO Design

Method

Entity AddrMap