# Lexical elements

Reserved words


#### Reserved words


abs range access record if after register impure alias reject all rem inertial and report inout architecture return is array rol label assert ror library attribute select linkage begin severity literal block shared loop signal body map buffer sla modsll bus nand case sra new component srl next configuration subtype nor constant then not disconnect to null downto transport of else type on elsif unaffected open units end or until entity others exit use out file variable package for wait port when function procedure generate while process with generic pure group xnor guarded xor

# **Declarations**

Type declaration
Subtype declaration
Constant declaration
Signal declaration
Variable declaration

### Type declaration







```
in the STD.STANDARD package:
  type boolean is (false, true);
  type bit is ('0', '1');
  type character is (NUL, SOH, <...> '}', '~', DEL);
  type string is array(positive range <>) of character;
  type bit_vector is array(natural range <>) of bit;
```

```
in the IEEE.NUMERIC_STD package:
```

type unsigned is array(natural range <>) of std\_Logic;
type signed is array(natural range <>) of std\_logic;

### Subtype declaration





```
in the STD.STANDARD package:
```

subtype natural is integer range 0 to integer'high; subtype positive is integer range 1 to integer'high;


```
in the IEEE.STD_LOGIC_1164 package:
subtype std_logic is resolved std_uLogic;


subtype X01 is resolved std_uLogic range 'X' to '1';
subtype X01Z is resolved std_uLogic range 'X' to 'Z';
subtype UX01 is resolved std_uLogic range 'U' to '1';
subtype UX01Z is resolved std_uLogic range 'U' to 'Z';
```

```
subtype byte is std_uLogic_vector(7 downto 0);
subtype word is std_uLogic_vector(15 downto 0);
subtype long_word is std_uLogic_vector(31 downto 0);
```

```
subtype BCD_digit is unsigned(3 downto 0);
subtype my_counter_type is unsigned(9 downto 0);
subtype sine_wave_type is signed(15 downto 0);
```

#### Constant declaration





```
constant bit_nb: positive := 4;
   constant min value: positive := 1;
   constant max_value: positive := 2**bit_nb - 1;
constant bit nb: positive := 4;
constant patt1: unsigned(bit nb-1 downto 0) := "0101";
constant patt2: unsigned(bit nb-1 downto 0) := "1010";
   constant address_nb: positive := 4;
   constant data_register_address : natural:= 0;
   constant control_register_address : natural:= 1;
   constant interrupt_register_address: natural:= 2;
   constant status_register_address
                                      : natural:= 3;
       constant clock_period: time := 5 ns;
       constant access time: time := 2 us;
       constant duty_cycle: time := 33.3 ms;
       constant reaction_time: time := 4 sec;
       constant teaching_period: time := 45 min;
```

## Signal declaration

```
architecture a of e is

begin

end a;
```

```
signal s1, s2, s3: std_ulogic;
signal sig1: std_ulogic;
signal sig2: std_ulogic;
signal sig3: std_ulogic;
signal open_drain_out: std_logic;
signal tri_state_out: std_logic;
signal tri_state_out: std_logic;
signal double: unsigned(nb_bits-1 downto 0);
signal double: unsigned(2*nb_bits-1 downto 0);
signal sine: signed(nb_bits-1 downto 0);
signal clock_internal: std_ulogic := '1';
```

#### Variable declaration

```
p: process (s_list)

begin

end process p;
```

```
variable v1, v2, v3: std_ulogic;
variable var1: std_ulogic;
variable var2: std_ulogic;
variable var3: std_ulogic;

variable var3: std_ulogic;


variable var3: std_ulogic;

variable counter: unsigned(nb_bits-1 downto 0);
variable double: unsigned(2*nb_bits-1 downto 0);
variable sine: signed(nb_bits-1 downto 0);
```

# Concurrent statements

Signal assignment Process statement When statement With statement

## Signal assignment




page 10

#### Process statement

```
architecture a of e is
begin
end a;
```

```
mux: process(sel, x0, x1)
         begin
           if sel = '0' then
            y \ll x0;
           elsif sel = '1' then
             y <= x1;
           else
             y <= 'X';
           end if;
         end process mux;
count: process(reset, clock)
begin
  if reset = '1' then
   counter <= (others => '0');
  elsif rising_edge(clock) then
    counter <= counter + 1;</pre>
  end if;
end process count;
```


#### When statement



```
y <= x0 when sel = '0' else
    x1 when sel = '1' else
    'X';

y <= x0 after 2 ns when sel = '0' else
    x1 after 3 ns when sel = '1';</pre>
```


## With statement




# Sequential statements

Variable assignment
If statement
Case statement
Loop statement

# Variable assignment





page 16

#### If statement

```
p: process (s_list)
begin
end process p;
```

```
if gate = '1' then
 q \ll d;
                                  if sel = '0' then
end if;
                                    y1 \ll x0;
                                    y2 <= x1;
                                    y3 <= '0';
                                  else
                                    y1 <= x1;
      if sel = '0' then
                                   y2 <= x0;
                                   y3 <= '1';
        y \ll x0;
                                  end if;
      else
        y <= x1;
      end if;
              if sel = 0 then
               y \ll x0;
             elsif sel = 1 then
               y <= x1;
             elsif sel = 2 then
                y \ll x2;
             else
               y <= x3;
              end if;
```

page 17

#### Case statement

```
p: process (s_list)
begin
end process p;
```

```
case sel is
  when "00" => y <= x0;
                                 case opCode is
  when "01" => y <= x1;
                                   when add \Rightarrow y1 <= x0;
  when "10" => y \le x2;
                                                 y2 <= x1;
  when "11" => y <= x3;
                                   when sub \Rightarrow y1 <= x1;
  when others => null;
                                                y2 \ll x0;
end case;
                                   when others => null;
                                 end case;
     case value is
       when 1
                     => nBits <= 1;
       when 2 | 3
                      => nBits <= 2;
       when 4 to 7 \Rightarrow nBits \iff 3;
       when 8 to 15 => nBits <= 4;
       when others => nBits <= 0;</pre>
     end case;
                 case to integer(sel) is
                   when 0 \Rightarrow y \ll x0 after 1 ns;
                   when 1 => y <= x1 artr 1 ns;
when 2 => y <= x2 arter 1 ns;</pre>
                   when 3 => y <= x3 after 1 ns;
                   when others => y <= 'X';
                 end case;
```

#### Loop statement

```
p: process (s_list)
begin
end process p;
```

```
for xIndex in 1 to xSize loop
  for yIndex in 1 to ySize loop
  if xIndex = yIndex then
     y(xIndex, yIndex) <= '1';
  else
     y(xIndex, yIndex) <= '0';
  end if;
  end loop;
end loop;</pre>
```

```
multipl: for indexB in 0 to nBits-1 loop
  partialProd: for indexA in nBits-1 downto 0 loop
   partProd(indexA) <= a(indexA) and b(indexB);
  end loop partialProd;
  cumSum(indexB+1) <= cumSum(indexB) + partProd;
end loop multipl;</pre>
```

# **Operators**

Logic operators
Arithmetic operators
Comparisons
Concatenation

# Logic operators

operator	description
not	inversion
and	logical AND
or	logical OR
xor	exclusive-OR
nand	NAND-function
nor	NOR-function
xnor	exclusive-NOR
sll	logical shift left
srl	logical shift right
rol	rotate left
ror	rotate right

```
if (a = '1') and (b = '1') then
    y <= '1';
else
    y <= '0';
end if;

if (a and b) = '1' then
    y <= '1';
else
    y <= '0';
end if;</pre>
count <= count sll 3;
```

page 22

# Arithmetic operators

operator	description
+	addition
-	substraction
*	multiplication
/	division
**	power
abs	absolute value
mod	modulo
rem	reminder of the division
sla	arithmetic shift left
sra	arithmetic shift right

```
maxUnsigned <= 2**nBits - 1;
maxSigned <= 2**(nBits-1) - 1;</pre>
```

# Comparisons

operator	description
=	equal to
/=	not equal to
<	smaller than
>	greater than
<=	smaller than or equal to
>=	greater than or equal to

```
if counter > 0 then
    counter <= counter -1;
end if;

if counter /= 0 then
    counterRunning <= '1';
else
    counterRunning <= '0';
end if;</pre>
```

#### Concatenation

operator	description
&	concatenation

```
address <= "1111" & "1100";
```

```
constant CLR: std_logic_vector(1 to 4) := "0000";
constant ADD: std logic vector(1 to 4) := "0001";
constant CMP: std logic vector(1 to 4) := "0010";
constant BRZ: std_logic_vector(1 to 4) := "0011";
constant R0 : std logic vector(1 to 2) := "00";
constant DC : std logic vector(1 to 2) := "--";
constant reg : std logic := '0';
constant imm : std logic := '1';
type ROMArrayType is array(0 to 255)
        of std_logic_vector(1 to 9);
constant ROMArray: ROMArrayType := (
  0 \Rightarrow (CLR \& DC \& R0 \& reg),
  1 => (ADD &"01"& R0 & imm),
  2 = (CMP \&"11"\& R0 \& imm),
  3 => ( BRZ & "0001" & '-'),
  4 to romArray'length-1 => (others => '0') );
```

# **Attributes**

Type related attributes Array related attributes

## Type related attributes

attribute	result
T'base	the base type of T
T'left	the left bound of T
T'right	the right bound of T
T'high	the upper bound of T
T'low	the lower bound of T
T'pos(X)	the position number of X in T
T'val(N)	the value of position number N in T
T'succ(X)	the successor of X in T
T'pred(X)	the predecessor of X in T
T'leftOf(X)	the element left of X in T
T'rightOf(X)	the element right of X in T

```
signal counterInt: unsigned;
signal count1: unsigned(counter'range);
signal count2: unsigned(counter'length-1 downto 0);
...

flip: process(count1)
begin
  for index in count1'low to count1'high loop
      count2(index) <= count1(count1'length-index);
  end loop;
end process flip;</pre>
```

## Array related attributes

attribute	result
A'left	the left bound of A
A'right	the right bound of A
A'high	the upper bound of A
A'low	the lower bound of A
A'range	the range of A
A'reverse_range	the range of A in reverse order
A'length	the size of the range of A

```
type stateType is (reset, wait, go);
signal state: stateType;

...

evalNextState: process(reset, clock)
begin
   if reset = '1' then
       state <= stateType'left;
   elsif rising_edge(clock) then
       ...
   end if;
end process evalNextState;</pre>
```

# Simulation elements


Wait statement Assert statement

#### Wait statement

```
p: process
begin
end process p;
```

```
test: process
begin
                                   test: process
  testMode <= '0';</pre>
                                   begin
  dataByte <= "11001111";</pre>
                                     a <= '0';
  startSend <= '1';</pre>
                                     b <= '0';
  wait for 4*clockPeriod;
                                     wait for simulStep;
  startSend <= '0';</pre>
                                     error <= y xor '0';
  wait for 8*clockPeriod;
  testMode <= '1';</pre>
                                     a <= '1';
  dataByte <= "11111100";</pre>
                                     b <= '1';
  startSend <= '1';</pre>
                                     wait for simulStep;
  wait for 4*clockPeriod;
                                     error <= y xor '1';
  startSend <= '0';</pre>
  wait;
                                   end process test;
end process test;
        test: process
        begin
          playVectors: for index in stimuli'range loop
            dataByte <= stimuli(index);</pre>
            wait for clockPeriod;
            assert codedWord = expected(index);
            wait for clockPeriod;
          end loop playVectors;
          wait;
        end process test;
```

#### Assert statement



page 32

# Index

Lexical elements	1
Declarations	3
Concurrent statements	9
Sequential statements	15
Operators	21
Attributes	27
Simulation elements	30

Arithmetic operators	23
Array related attributes	29
Assert statement	32
Case statement	18
Comparisons	24
Concatenation	25
Constant declaration	6
If statement	17
Logic operators	22
Loop statement	19
Process statement	11
Reserved words	2
Type declaration	4
Type related attributes	28
Signal assignment	10
Signal declaration	7
Subtype declaration	5
Variable assignment	16
Variable declaration	8
Wait statement	31
When statement	12
With statement	13