

SW Pipelined VLIW

- Example loop kernel for array multiplication on TI DSP
- Two VLIW Instructions
- Loops pipelined

```

L9:      B      .S2      L9      ; 00
||      LDW     .D2      *B5++, B4      ; 0000
||      LDW     .D1      *A3++, A0      ; 0000

||      STW     .D1      A5, *A4++      ; 00
||      MFYSP   .M1X     B4, A0, A5     ; 00
||      SUM     .L2      B0, 1, B0      ; 000

```

Executed in parallel

Iteration being performed (@@ = $n+2$)