Lecture 4

Design of Embedded Hardware and Firmware

The LCD on MSE-Embedded Board Design of a LCD Avalon Slave Core

TSM_EmbHardw Mar. 16, 2016

> Prof. A. Habegger Bern University of Applied Sciences

Agenda

- ▶Intro
- ► Avalon to Extern Bridge
- ► Liquid Crystal Display
- **▶LCD Testing ModelSim**
- ►An example Interface

Design of Embedded Hardware and Firmware

Prof. A. Habegger



Intro

Avalon

LCD

Simulation

The Goals

- Exercise counter based on Timer and simplePIO finished
- More details to Avalon Slaves
- Let's get in touch with the LCD
 - Understand the interface
 - Implement an Avalon slave IP
 - Extend firmware to display a on the LCD
 - Display an image (optional)

Design of Embedded Hardware and Firmware

Prof. A. Habegger




Intro

Avalon

LCD

Simulation

Overview



Design of Embedded Hardware and **Firmware**

Prof. A. Habegger




Intro

Avalon

LCD

Simulation

Signals



Design of Embedded Hardware and Firmware

Prof. A. Habegger



Bern University of Applied Sciences


Intro

Avalon

LCD

Simulation

Communication



Design of Embedded Hardware and Firmware

Prof. A. Habegger



Bern University of Applied Sciences

Intro

Avalon

LCD

Simulation

LCD Description

- Color display
- 2.4" Diagonal
- 240 x 320 pixels
- Up to 18 bit resolution (We will use 16)
- ILI9341 controller
- Controller allows several interfaces. We will use the 8080-series parallel interface with 16 bits.
- Available documentation:
 - LCD documentation (practical and very short)
 - ILI9341 controller documentation (very complete... too much)

Design of Embedded Hardware and Firmware

Prof. A. Habegger



Intro

Avalon

LCD

Simulation

8080 Series Parallel Interface

- ▶ The LCD interface has 7 signals:
 - ▶ DB (16 bits) for data bus (also used for commands).
 - ► Read control signal (RD_n)
 - Write control signal (WR_n)
 - ightharpoonup Chip-Select (CS_n)
 - D/Cx control signal indicates whether in the bus we are sending data or commands (D_C_n)
 - ▶ LCD_Reset_n
 - Interface Mode signal allowing to select either an interface on 8 or 16 bits (IM0)

Design of Embedded Hardware and Firmware

Prof. A. Habegger



Bern University of Applied Sciences

Intro

Avalon

LCD

Simulation

Commands (or registers) [1]

- As set of commands allow to initialize power setting, adjust gamma settings, select resolution (18 bits, 16 bits,...), transfer mode, screen size, scrolling, etc.
- These commands are performed in two accesses: first a register address followed by the data to be written to the register.
- Addresses and data must be sent in 16 bits. We will thus use the 16 bits interface. It is easier and faster.

Design of Embedded Hardware and Firmware

Prof. A. Habegger



Intro

Avalon

LCD

Simulation

Commands (or registers) [2]

- You can either study every register to write your initialization or use the init_LCD() function available in Moodle.
- ► This initialization sets a pixel format BGR on 16 bits assigning 5 (B),6 (G), and 5 bits (R) respectively for each color
- For sending pixels you must initially write to the register 0x002C and then send 240x320 pixels to fill the screen. Each pixel sent in a 16-bit transfer.

Design of Embedded Hardware and Firmware

Prof. A. Habegger



Intro


Avalon

LCD

Simulation

About the Hardware Interface

► Translate Avalon to LCD format accesses:



Design of Embedded Hardware and Firmware

Prof. A. Habegger



Bern University of Applied Sciences

Intro


Avalon

LCD

Simulation

About the Controller Timing

Respecting the following timing:



Design of Embedded Hardware and Firmware

Prof. A. Habegger



Bern University of Applied Sciences

Intro

Avalon

LCD

Simulation

Details to the Timing

Signal	Symbo I	Parameter	min	max	Unit	Description
DCX	tast	Address setup time	0	-	ns	
	taht	Address hold time (Write/Read)	0	-	ns	
CSX	tchw	CSX "H" pulse width	0	-	ns	
	tcs	Chip Select setup time (Write)	15	-	ns	
	trcs	Chip Select setup time (Read ID)	45	-	ns	
	trcsfm	Chip Select setup time (Read FM)	355	-	ns	
	tcsf	Chip Select Wait time (Write/Read)	10	-	ns	
WRX	twc	Write cycle	66	-	ns	
	twrh	Write Control pulse H duration	15	-	ns	
	twrl	Write Control pulse L duration	15	-	ns	
RDX (FM)	trcfm	Read Cycle (FM)	450	-	ns	
	trdhfm	Read Control H duration (FM)	90	-	ns	
	trdlfm	Read Control L duration (FM)	355	-	ns	
RDX (ID)	trc	Read cycle (ID)	160	-	ns	
	trdh	Read Control pulse H duration	90	-	ns	
	trdl	Read Control pulse L duration	45	-	ns	
D[17:0], D[17:10]&D[8:1], D[17:10], D[17:9]	tdst	Write data setup time	10	-	ns	For maximum CL=30pF For minimum CL=8pF
	tdht	Write data hold time	10	-	ns	
	trat	Read access time	-	40	ns	
	tratfm	Read access time	-	340	ns	
	trod	Read output disable time	20	80	ns	

Design of Embedded Hardware and Firmware

Prof. A. Habegger



Bern University of Applied Sciences

Intro


Avalon

LCD

Simulation

About the Controller Timing

Respecting the following timing:



Design of Embedded Hardware and Firmware

Prof. A. Habegger



Bern University of Applied Sciences

Intro

Avalon

LCD

Simulation

The Design Steps

- Define a register model
 - How many "registers" must be available for a firmware-developer to properly communicate with the core
- Define an architecture with the following behavior
 - Block the avalon bus with waitrequest signal
 - Generate LCD control signals (LCD_WRn and LCD_D_Cn) respecting timing from the datasheet. They can be generated by a state machine or a counter followed by a decoder.
- Slow control signals like LCD_Reset_n, LCD_CS_n and IM0 can be generated by a GPIO (You got an idea by simplePIO how to design such ports).

Design of Embedded Hardware and Firmware

Prof. A. Habegger



Intro

Avalon

LCD

Simulation

Simulation, Verification, and Debugging

- Complexity enhancement increases the probabilities of inserting bugs in your system.
- ► After describing a hardware architecture using VHDL we need to make sure it works.
- Several options are possible:
 - Trial and error... really an option?
 - Simulation or manual verification
 - Automatic verification
 - On-chip debugging

Design of Embedded Hardware and Firmware

Prof. A. Habegger




Intro

Avalon

LCD

Simulation

Test Results



Design of Embedded Hardware and Firmware

Prof. A. Habegger



Bern University of Applied Sciences

Intro

Avalon

LCD

Simulation

Simulation, Verification, and Debugging

- ModelSim allows to perform a simple initial functional verification of a system (DUT) with a few simple steps:
 - Compile your VHDL code.
 - Write some input stimuli from the command line
 - Select the signals you want to observe
 - Run simulation
 - Analyze the resulting time-diagram

Design of Embedded Hardware and Firmware

Prof. A. Habegger



Bern University of Applied Sciences

Intro

Avalon

LCD

Simulation

Manual Simulation

- Command lines can also be scripted as a .do file
- Script exemple:

File: exampleDo.do

```
restart
force clk 1 0, 0 10ns -repeat 20ns
force reset 1 0, 0 100ns
force avalon_address XX 0, 00 205ns, XX 225ns, 01 405ns,
XX 425ns
force avalon_write_data 16#XX 0, 16#2A 205ns, 16#XX 225ns,
16#CC 405ns, 16#XX 425ns
force avalon_wr 0 0, 1 205ns, 0 225ns, 1 405ns, 0 425ns
force avalon_cs 0 0, 1 208ns, 0 228ns, 1 405ns, 0 425ns
run 600ns
```

Design of Embedded Hardware and Firmware

Prof. A. Habegger



Intro

Avalon

LCD

Simulation

Manual vs Automated Simulation

Manual

- + quick and easy to setup and use
- "human-in-the-loop" verification process
- It can be very tedious for manually generating every test to be evaluated
- It is up to you to verify behavior correctness
- Complex designs may have many signals to analyze... and should be run for a long time
- A smarter approach is needed...
- A testbench can be used for generating input stimuli and verifing responses through output signals
- We provide a textbench for the LCD (how to develop testbenches is beyond the scope of this course

Design of Embedded Hardware and Firmware

Prof. A. Habegger



Bern University of Applied Sciences


Intro

Avalon

LCD

Simulation

Test Results



Design of Embedded Hardware and Firmware

Prof. A. Habegger



Intro

Avalon

LCD

Simulation

En Example Entity

File : ctrl_lcd-entity.vhdl

```
LIBRARY ieee;
USE ieee.std_logic_1164.all;
ENTITY ctrl_lcd_avalonSlave IS
  PORT ( -- Here the internal interface is defined
        Clock
                            : IN std logic;
                            : IN std_logic;
         Reset
         -- Here the avalon slave interface is defined
        slave_address
                            : IN std_logic_vector( 1 DOWNTO 0 );
         slave_cs
                            : IN std_logic;
        slave_we
                         : IN std_logic;
        slave_read_data : OUT std_logic_vector(31 DOWNTO 0 );
slave_wait_request : OUT std_logic;
         -- Here the external LCD-panel signals are defined
         ChipSelectBar : OUT std_logic;
        DataCommandBar : OUT std_logic;
         WriteBar
                            : OUT std logic;
         ReadBar
                            : OUT std_logic;
        ResetBar
                            : OUT std_logic;
         TM0
                            : OUT std logic;
                            : INOUT std_logic_vector( 15 DOWNTO 0 ));
        DataBus
END ctrl_lcd_avalonSlave;
```

Design of Embedded Hardware and Firmware

Prof. A. Habegger



Bern University of Applied Sciences

Intro

Avalon

LCD

Simulation

Adapt the Component

```
16
        -- instantiation of a fake not synthesisable DUT
 17
 18
      component LCD_ctrl_fake is
 19
                generic ( FIFOSIZE : integer := 8;
 20
                      ERRNO : integer := 0 );
 21
                port (
 22
                        clk
                                                 std logic;
                                                 std_logic_vector(1 downto 0);
 23
                        avalon address
                                         : in
 24
                        avalon cs
                                         : in
                                                 std logic;
 25
                        avalon wr
                                         : in
                                                 std logic;
 26
                        avalon_waitreq : out
                                                std_logic;
 27
                        avalon write data : in
                                                 std logic vector(15 downto 0);
 28
                                                 std logic;
 29
                        LCD data
                                         : inout std logic vector(15 downto 0);
 30
                        LCD_WR_n
                                             : out
                                                    std logic;
 31
                        LCD_RD_n
                                             : out
                                                    std_logic;
                        LCD_D_C_n
 32
                                             : out
                                                    std logic
 33
                );
 34
        end component;
 35
 36
 37
        -- Replace this component by your LCD_controller!!!
 38
 39
      component LCD_ctrl is
 40
                port (
 41
                        clk
                                         : in
                                                 std logic;
 42
                        avalon address
                                         : in
                                                 std_logic_vector(1 downto 0);
 43
                        avalon_cs
                                         : in
                                                 std_logic;
 44
                        avalon_wr
                                         : in
                                                 std_logic;
 45
                        avalon_waitreq
                                         : out
                                                std logic;
 46
                        avalon_write_data : in
                                                 std_logic_vector(15 downto 0);
 47
                        reset
                                         : in
                                                 std logic;
                                        : inout std_logic_vector(15 downto 0);
 48
                        LCD_data
 49
                        LCD_WR_n
                                             : out std_logic;
 50
                        LCD_RD_n
                                             : out
                                                    std_logic;
 51
                        LCD_D_C_n
                                             : out std_logic
 52
                );
 53
        end component;
 54
          H LCD_tb.vhd ×
Wave
```

Design of Embedded Hardware and Firmware

Prof. A. Habegger



Bern University of Applied Sciences

Intro

Avalon

LCD

Simulation

Get Started

Rev. 4904004 - 4.23

Adapt the Port-Map

```
324
                 end process;
 325
 326
                 process
 327
                 begin
 328
                         clk sti <= '0';
 329
                         wait for CLK_PERIOD/2;
 330
                         clk sti <= '1';
 331
                         wait for CLK_PERIOD/2;
 332
                         if (sim_end_s) then
 333
                                 wait;
 334
                         end if;
 335
                 end process;
 336
 337
 338
 339
         ---- THE DESIGN UNDER TEST- REPLACE THE FAKE DUT BY YOURS ----
 340
 341
         --fake_dut: LCD_ctrl
 342
         fake_dut: LCD_ctrl_fake
 343
                 generic map ( FIFOSIZE => FIFOSIZE,
 344
                       ERRNO => ERRNO )
 345
 346
                 port map (
 347
                                          => clk sti,
 348
                         avalon_address => avalon_address_sti,
 349
                         avalon cs
                                          => avalon_cs_sti,
 350
                         avalon_wr
                                          => avalon_wr_sti,
 351
                         avalon_waitreq => avalon_waitreq_obs,
 352
                         avalon write data => avalon write data sti,
 353
                                          => reset sti,
                         reset
 354
                                          => LCD data,
                         LCD data
 355
                         LCD_WR_n
                                           => LCD_WR_n_obs,
 356
                         LCD_RD_n
                                           => LCD_RD_n_obs,
 357
                         LCD_D_C_n
                                           => LCD_D_C_n_obs
 358
                 );
 359
 360
       end testbench;
 361
Wave
          H LCD_tb.vhd ×
```

Design of Embedded Hardware and Firmware

Prof. A. Habegger



Intro

Avalon

LCD

Simulation

Get Started

Rev. 4904004 - 4.24