

Collegio di Elettronica, Telecomunicazioni e Fisica

# Report for the course Integrated Systems Architecture

Master degree in Electrical Engineering

Authors: Group 35

Pietro Fagnani, Marco Massetti, Pietro Montorsi

December 19, 2022

## Contents

L	Lab	2: Digit	al Arithmetic	1
	1.1	FPU m	odel	1
		1.1.1	Simulation	1
		1.1.2	Synthesis	2
		1.1.3	Explanations, comparisons and comments	3
	1.2	R8-ME	E multiplier	4
		1.2.1	Simulation	7
		1.2.2	Synthesis	8
		1.2.3	Explanations, comparisons and comments	8
	1.3	Append	lix: Reports of the synthesis	9
		1.3.1	Results of pipelining for optimize_registers synthesis	9
		1.3.2	Results of pipelining for compile_ultra synthesis	12
		1.3.3	Results of pipelining for CSA synthesis	13
		1.3.4	Results of pipelining for PPARCH synthesis	14
		1.3.5	Results of pipelining for R8-MBE synthesis	15
		1.3.6	Reports normal compilation	16
		1.3.7	Reports optimize registers	22
		1.3.8	Reports compile ultra	26
		1.3.9	Reports for CSA architecture multiplier	33
		1.3.10	Reports for PPARCH architecture multiplier	40
		1 3 11	Reports for R8-MBE architecture multiplier	47

## CHAPTER 1

## Lab 2: Digital Arithmetic

The aim of this lab is to work with digital arithmetic circuits, as an example architecture a floating point unit (FPU) will be used. The activity is divided in two main parts:

- FPU model: In a first part the given architecture will be simulated and synthesized using different options for the synthesizer to evaluate the impact on speed and area of the resulting netlist.
- R8-MBE: In the second part the mantissa multiplier of the FPU will be realized using the radix 8 modified both encoding architecture and the changes compared to the previous synthesis results will be studied.

## 1.1 FPU model

#### 1.1.1 Simulation

The FPU has been simulated using a testbench that generates random values and automatically compares the result obtained from the FPU with the reference values calculated via a direct multiplication in SystemVerilog.

In Figure 1.1 is reported a snapshot of the simulation, it is possible to see the input operands, the output of the FPU and the product calculated in the testbench, a signal "Difference" is used to detect errors in the DUT. The only known difference between the two products (found simulating one million random calculations) is that for the NaN results the signs and the values of the mantissa can be different, this difference is not relevant since the NaN value does not depend from the sign and the mantissa bits (as long as the mantissa is different from zero).

All the different implementations of the FPU have been simulated using the same testbench generating each time ten thousands input combinations (the seed for the random number generator is never changed so the input combinations will be the same for all the circuits).




Figure 1.1: Simulation result of the FPU

## 1.1.2 Synthesis

The circuit has been synthesised using five different sequences of commands for the synthesizer:

- Normal compilation: No optimizations and no specific implementation for the components have been used.
- Optimize registers: Additional registers have been inserted in the circuit and the *compile\_registers* command has been used to automatically apply retiming to the circuit. No implementation for the component has been specified.
- Compile ultra. The compile\_ultra command has been used to automatically apply different optimizations
  on the circuit.
- CSA multiplier: Retiming has been applied and the multiplier's implementation has been forced to carry-save.
- PPARCH multiplier: Retiming has been applied and the multiplier's implementation has been forced to parallel prefix architecture.

Table 1.1 shows	the meanth of	the arrangements	magninad in tha	a a a i a m ma a m t
Table I shows	the resums of	the experiments	reamrea in me	assignment

Compiler options	Maximum delay	Maximum frequency	Required area	Pipeline stages	Latency (at $f_{MAX}$ )
Normal compilation	2.60 ns	378.8 MHz	$10341 \ \mu m^2$	3	7.8 ns
Optimize registers	1.29 ns	775.1 <i>MHz</i>	$13125 \ \mu m^2$	4	5.16 ns
Compile ultra	2.34 ns	427.3 <i>MHz</i>	$14941 \ \mu m^2$	3	7.2 ns
CSA multiplier	1.75 ns	571.4 <i>MHz</i>	$18531 \ \mu m^2$	11	19.25 ns
PPARCH mulitplier	1.10 ns	909.1 <i>MHz</i>	$16364 \ \mu m^2$	8	8.8 <i>ns</i>

Table 1.1: Results of the different synthesis

For the synthesis that apply retiming via the *optimize\_registers* or *compile\_ultra* commands (all the rows of the Table 1.1 except the first), to evaluate the optimal number of pipeline stages to maximize the working frequency of the circuit a bash script to synthesize the circuits with different numbers of pipeline registers (from 0 to 20 registers) has been exploited.

The maximum delay number indicates the data arrival time value of the signal on the critical path without considering the time of setup and hold of the registers.

To find the best solution, the placing of the registers has been tested after the multiplier and distributed in the circuit, for both cases the synthesis has been tried with and without the flatten option.

From the four tests the best solution found is distributing the registers in the circuit and not using the flatten command. These four combinations have been tried only with the second synthesis of the table 1.1 to reduce the synthesis time and than only the chosen pipelining method has been applied to the other synthesis. The results of all the executed synthesis can be fount in appendix of the document.

After each synthesis the generated netlist has been simulated with the same testbench as before (just setting the correct number of pipelining registers to adjust the expected latency) to verify its correctness.

## 1.1.3 Explanations, comparisons and comments

The results of the five synthesis can be plotted on a plane (area versus delay) to more easily evaluate the differences between them.




Figure 1.2: Plot of the synthesis results

As it is possible to see if no options are specified to the compiler the speed of the circuit is limited and it occupies a large area. The fastest circuit is the one where the multiplier is realized with the PPARCH architecture while the one with the smallest footprint is the one where only the retiming has been used, it also has the least latency compared with the other solutions.

All the other circuits are pareto-dominated (at least on the speed, area, latency metrics) because they do not have any advantages compared to the circuits with PPARCH multiplier and with retiming.

Looking at the resources reports it is possible to notice that with the compile\_ultra option the multiplier has been implemented with a radix-4 booth encoding (benc\_radix4). In the two synthesis where the architecture of the multiplier has been specified it as been implemented in the correct way; the other operators have been implemented in the same way in booth cases ad exception of the adder used to correct the exponent after the normalization, in fact in the CSA synthesis it has been realized as a ripple carry adder (rpl) while in the synthesis with the PPARCH it has been synthesizes as parallel prefix (pparch).

## 1.2 R8-MBE multiplier

The circuit implementing the R8-MBE is shown in Figure 1.3




Figure 1.3: Schematic of the multiplier

The multiplier is based on the Radix-8 Modified Booth Encoding. The individual blocks are discussed in more detail below.

- BE (Booth Encoder): groups of 4 bits are extracted from the multiplier and, applying booth encoding to them, the number of partial products can be reduced by ~ N/3 (in this case it is reduced from 23 to 9). The multiplier is extended before the BE computation (three leading zeros and one trailing zero) so that the entire value can be correctly evaluated. The new representation of the multiplier is computed in parallel (9 BE blocks are instantiated), the output of each block is composed by four bits for the selection of the partial product and one for the sign extension.
- PPG (Partial Product Generator): it calculates the four possible values (X, 2X, 3X, 4X) that can be required for each partial product. The non-redundant version is implemented where the X, 2X and 4X output are generated directly via shifting and to generate 3X an adder is used.
- BS (Booth Selector): based on the signals generated by the booth encoder it selects which partial product must be provided to the input of the Dadda tree, if required by the encoding the selected partial product can also be inverted (Ones' complement).
- AU (Adder Unit): implementation of the Dadda tree. Using only 5/3 compressors, full adders and half adders the number of partial products that need to be summed is reduced. In the last level, only two operands need to be obtained so to calculate how many stages to implement, knowing the best compressor available (in this case the 5 to 3) and it is possible to calculate the maximum number of operands at each level of the tree using the equation:

$$l_i = l_{i-1} \cdot \frac{5}{3} \tag{1.1}$$

The resulting values are:

Tree level	Exact result	Number of operands (floor of the exact result)
$l_1$	2	2
$l_2$	$\frac{10}{3}$	3
$l_3$	5	5
$l_4$	$\frac{25}{3}$	8
$l_5$	$\frac{40}{3}$	13

Table 1.2: Number of operands at each tree level

The Dadda-like tree is shown in Figure 1.4, all the compressors required and theirs corresponding outputs are represented respectively as rectangles and lines between the dots. For the 5/3 compressors the third output is signaled by an arrow that connect the current compressor with the next compressor on the same level.

Moreover, the figure shows how sign extension has been simplified to avoid unnecessary compressors. The pink dots represent S while the blue dots indicate  $\bar{S}$ , they are the output  $n_i$  coming from the booth encoder of every partial product.




Figure 1.4: Operation in dot notation

To obtain only nine rows of partial product array the treatment of the bit sign extension has been simplified as shown in example in Figure 1.6.

In Figure 1.5 it is illustrated what would happen if all the partial products are negative (the last one is always positive due to the zeros added to the multiplier). As it can be seen it is necessary to add a '1' to every least significant bit to obtain the correct negative conversion of the two's complement number, it is also present a string of ones after the MSB that are simplified as shown.

To obtain a mixed partial product array as in Figure 1.6 the one at the LSB must not be added when there is a positive partial products and add a '1' (the  $\bar{S}$ ) at the MSB+1 position to clean the the extension of ones. In the first row, due to the fact that the partial product only has ones at the MSBs, a different condition is obtained. In Figure 1.4 the method applied is the same but for a Radix-8 Booth Encoder.

The S is equal to zero when the partial product is positive and to one when it is negative.




Figure 1.5: Negative partial products with summed sign extension




Figure 1.6: Complete Booth multiplication with height reduction

## 1.2.1 Simulation

### Standalone multiplier

Figure 1.7 shows a snapshot of a simulation for the designed multiplier as a standalone block. Also in this case a testbench to automatically detect errors from the ideal behavior has been used.




Figure 1.7: Simulation of the multiplier

#### Whole FPU

Figure 1.8 shows a snapshot of a simulation for the designed multiplier included in the whole FPU. The green waves are the I/O for the whole FPU, the yellow waves are the signal generated by the testbench, the purple waves are the I/O of the mantissa multiplier..




Figure 1.8: Simulation result of the FPU with the multiplier

## 1.2.2 Synthesis

The results of the synthesis are shown in 1.3.

Compiler options	Maximum delay	Maximum frequency	Required area	Pipeline stages	Latency (at $f_{MAX}$ )
R8-MBE	1.14 ns	877 <i>MHz</i>	$15928 \ \mu m^2$	4	4.56 ns

Table 1.3: Results of the synthesis of the FPU with the R8-MBE multiplier

## 1.2.3 Explanations, comparisons and comments

Also in this case it it possible to exploit a graph to study the solutions.




Figure 1.9: Plot of the synthesis results

The solution with the R8-MBE multiplier is not a pareto-optimal solution, indeed the fastest circuit is still the one with the PPARCH multiplier and the circuit with the smallest footprint is the one with only retiming. The only advantage of the architecture with the R8-MBE multilier is that it as a reduced latency equal to four clock cycles (4.56 ns if working at the maximum frequency).

In the report resources it is possible to see that the two adders required for the R8-MBE multiplier (one for the partial product generator and one to sum the outputs of the Dadda tree) have booth been realized as PPARCH adders.

## 1.3 Appendix: Reports of the synthesis

### 1.3.1 Results of pipelining for optimize\_registers synthesis

In these pages are reported the different results obtained with a bash script that automatically changes the number of register in the pipeline of the architecture and then synthesizes the circuit. The results indicate the number of stages of pipeline and the resulting slack (in every synthesis a constrain on the clock equal to 0.1 ns to minimize the delay is applied, so the printed number is the absolute value of the difference between the constraint and the maximum clock obtained).

#### Flatten-After

```
Using 0 stages of pipeline
4490 ps
Using 1 stages of pipeline
2240 ps
Using 2 stages of pipeline
4200 ps
Using 3 stages of pipeline
4180 ps
Using 4 stages of pipeline
4180 ps
Using 5 stages of pipeline
4230 ps
Using 6 stages of pipeline
4200 ps
Using 7 stages of pipeline
4130 ps
Using 8 stages of pipeline
4200 ps
Using 9 stages of pipeline
4140 ps
Using 10 stages of pipeline
4140 ps
```

## Flatten-Distributed

```
Using 0 stages of pipeline
4490 ps
Using 1 stages of pipeline
2370 ps
Using 2 stages of pipeline
1780 ps
Using 3 stages of pipeline
1450 ps
Using 4 stages of pipeline
1230 ps
Using 5 stages of pipeline
1240 ps
Using 6 stages of pipeline
1380 ps
Using 7 stages of pipeline
1530 ps
Using 8 stages of pipeline
1440 ps
Using 9 stages of pipeline
1580 ps
Using 10 stages of pipeline
1480 ps
```

## After

```
Using 0 stages of pipeline
4490 ps
Using 1 stages of pipeline
2300 ps
Using 2 stages of pipeline
4240 ps
Using 3 stages of pipeline
4230\ ps
Using 4 stages of pipeline
4190 ps
Using 5 stages of pipeline
4300 ps
Using 6 stages of pipeline
4260 ps
Using 7 stages of pipeline
4180 ps
Using 8 stages of pipeline
4170 ps
Using 9 stages of pipeline
4170 ps
Using 10 stages of pipeline
4200 ps
Using 11 stages of pipeline
4230 ps
Using 12 stages of pipeline
4240 ps
Using 13 stages of pipeline
4220 ps
Using 14 stages of pipeline
4220 ps
Using 15 stages of pipeline
4200 ps
Using 16 stages of pipeline
4200 ps
Using 17 stages of pipeline
4210 ps
Using 18 stages of pipeline
4210 ps
Using 19 stages of pipeline
4210 ps
Using 20 stages of pipeline
4170 ps
```

```
Using 0 stages of pipeline
4490 ps
Using 1 stages of pipeline
2420 ps
Using 2 stages of pipeline
1810 ps
Using 3 stages of pipeline
1450 ps
Using 4 stages of pipeline
1230 ps
Using 5 stages of pipeline
1240 ps
Using 6 stages of pipeline
1420 ps
Using 7 stages of pipeline
1580 ps
Using 8 stages of pipeline
1410 ps
Using 9 stages of pipeline
1600 ps
Using 10 stages of pipeline
1500 ps
Using 11 stages of pipeline
1500 ps
Using 12 stages of pipeline
1370 ps
Using 13 stages of pipeline
1410 ps
Using 14 stages of pipeline
1410 ps
Using 15 stages of pipeline
1500 ps
Using 16 stages of pipeline
1690 ps
Using 17 stages of pipeline
1710 ps
Using 18 stages of pipeline
1760 ps
Using 19 stages of pipeline
1350 ps
Using 20 stages of pipeline
1460 ps
```

## 1.3.2 Results of pipelining for compile\_ultra synthesis

```
Using 0 stages of pipeline
5810 ps
Using 1 stages of pipeline
3620 ps
Using 2 stages of pipeline
2510 ps
Using 3 stages of pipeline
2070\ ps
Using 4 stages of pipeline
1740 ps
Using 5 stages of pipeline
1740 ps
Using 6 stages of pipeline
2390 ps
Using 7 stages of pipeline
2390 ps
Using 8 stages of pipeline
2390 ps
Using 9 stages of pipeline
2410 ps
Using 10 stages of pipeline
1940 ps
Using 11 stages of pipeline
1700 ps
Using 12 stages of pipeline
2520 ps
Using 13 stages of pipeline
2560 ps
Using 14 stages of pipeline
2100 ps
Using 15 stages of pipeline
2540 ps
Using 16 stages of pipeline
2510 ps
Using 17 stages of pipeline
2340 ps
Using 18 stages of pipeline
2660 ps
Using 19 stages of pipeline
1810\ ps
Using 20 stages of pipeline
2630 ps
```

## 1.3.3 Results of pipelining for CSA synthesis

```
Using 0 stages of pipeline
5810 ps
Using 1 stages of pipeline
3620 ps
Using 2 stages of pipeline
2510 ps
Using 3 stages of pipeline
2070\ ps
Using 4 stages of pipeline
1740 ps
Using 5 stages of pipeline
1740 ps
Using 6 stages of pipeline
2390 ps
Using 7 stages of pipeline
2390 ps
Using 8 stages of pipeline
2390 ps
Using 9 stages of pipeline
2410 ps
Using 10 stages of pipeline
1940 ps
Using 11 stages of pipeline
1700 ps
Using 12 stages of pipeline
2520 ps
Using 13 stages of pipeline
2560\ ps
Using 14 stages of pipeline
2100 ps
Using 15 stages of pipeline
2540 ps
Using 16 stages of pipeline
2510 ps
Using 17 stages of pipeline
2340 ps
Using 18 stages of pipeline
2660 ps
Using 19 stages of pipeline
1810 ps
Using 20 stages of pipeline
2630 ps
```

## 1.3.4 Results of pipelining for PPARCH synthesis

```
Using 0 stages of pipeline
4330 ps
Using 1 stages of pipeline
2530 ps
Using 2 stages of pipeline
1840 ps
Using 3 stages of pipeline
1410 ps
Using 4 stages of pipeline
1210 ps
Using 5 stages of pipeline
1140\ ps
Using 6 stages of pipeline
1460 ps
Using 7 stages of pipeline
1490 ps
Using 8 stages of pipeline
1040 ps
Using 9 stages of pipeline
1260 ps
Using 10 stages of pipeline
1590 ps
Using 11 stages of pipeline
1630 ps
Using 12 stages of pipeline
1590 ps
Using 13 stages of pipeline
1700 ps
Using 14 stages of pipeline
1650 ps
Using 15 stages of pipeline
1730 ps
Using 16 stages of pipeline
1350 ps
Using 17 stages of pipeline
1740 ps
Using 18 stages of pipeline
1420 ps
Using 19 stages of pipeline
1480 ps
Using 20 stages of pipeline
1490 ps
```

## 1.3.5 Results of pipelining for R8-MBE synthesis

```
Using 0 stages of pipeline
4260 ps
Using 1 stages of pipeline
2220 ps
Using 2 stages of pipeline
1680 ps
Using 3 stages of pipeline
1320 ps
Using 4 stages of pipeline
1080 ps
Using 5 stages of pipeline
1080\ ps
Using 6 stages of pipeline
1280 ps
Using 7 stages of pipeline
1320 ps
Using 8 stages of pipeline
1230 ps
Using 9 stages of pipeline
1510 ps
Using 10 stages of pipeline
1380 ps
Using 11 stages of pipeline
1430 ps
Using 12 stages of pipeline
1330 ps
Using 13 stages of pipeline
1450 ps
Using 14 stages of pipeline
1440 ps
Using 15 stages of pipeline
1560 ps
Using 16 stages of pipeline
1530 ps
Using 17 stages of pipeline
1580 ps
Using 18 stages of pipeline
1550 ps
Using 19 stages of pipeline
1170 ps
Using 20 stages of pipeline
1170 ps
```

### 1.3.6 Reports normal compilation

#### Report timing

```
Information: Updating design information... (UID-85)
Warning: There are infeasible paths detected in your design that were ignored during
    optimization. Please run 'report_timing -attributes' and/or 'create_qor_snapshot/
    query_qor_snapshot -infeasible_paths' to identify these paths. (OPT-1721)
*************
Report : timing
       -path full
       -delay max
       -max_paths 1
Design: fpnew_top
Version: S-2021.06-SP4
      : Wed Dec 14 12:06:13 2022
*************
Operating Conditions: typical
                               Library: NangateOpenCellLibrary
Wire Load Model Mode: top
  Startpoint: gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.
      i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/inp_pipe_operands_q_reg
      [1][1][24]
              (rising edge-triggered flip-flop clocked by MY.CLK)
  Endpoint: gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.
      i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/mid_pipe_sum_q_reg
      [1][68]
           (rising edge-triggered flip-flop clocked by MY_CLK)
  Path Group: MY_CLK
  Path Type: max
  Des/Clust/Port
                     Wire Load Model
                                           Library
                                           NangateOpenCellLibrary
                    5K_hvratio_1_1
  fpnew_top
  Point
                                                                     Path
  clock MY_CLK (rise edge)
                                                          0.00
                                                                    0.00
                                                          0.00
  clock network delay (ideal)
                                                                     0.00
  gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/
      gen_num_lanes[0]. active_lane.lane_instance.i_fma/inp_pipe_operands_q_reg[1][1][24]/CK
       (DFFR<sub>X1</sub>)
  gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/
      gen_num_lanes[0].active_lane.lane_instance.i_fma/inp_pipe_operands_q_reg[1][1][24]/Q
                                                          0.08
                                                                    0.08 f
  gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/
      gen_num_lanes[0]. active_lane.lane_instance.i_fma/i_class_inputs/operands_i[1][24] (
      fpnew_classifier_0_3)
                                                          0.00
  gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/
      gen_num_lanes[0].active_lane.lane_instance.i_fma/i_class_inputs/U60/ZN (INV_X1)
                                                          0.03
                                                                    0.11 r
  gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/
      gen_num_lanes[0].active_lane.lane_instance.i_fma/i_class_inputs/U13/ZN (AND4_X2)
  gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/
      gen_num_lanes[0].active_lane.lane_instance.i_fma/i_class_inputs/U74/ZN (NAND3.X1)
```

```
gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/
    gen_num_lanes[0].active_lane.lane_instance.i_fma/i_class_inputs/U75/ZN (AOI21_X1)
                                                                    0.26 r
                                                         0.05
gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/
    gen_num_lanes[0]. active_lane.lane_instance.i_fma/i_class_inputs/info_o[1][
    is_subnormal] (fpnew_classifier_0_3)
                                                         0.00
                                                                    0.26 r
gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/
    gen_num_lanes[0].active_lane.lane_instance.i_fma/U1042/ZN (OR2_X1)
                                                                    0.30 r
gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/
    gen_num_lanes[0].active_lane.lane_instance.i_fma/add_1_root_add_1_root_sub_287/CI (
    fpnew\_fma\_0\_00000003\_3\_logic\_Z\_1yB\_\_logic\_Z\_1yB\_\_DW01\_add\_8\,)
gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/
    gen_num_lanes[0].active_lane.lane_instance.i_fma/add_1_root_add_1_root_sub_287/U132/
    ZN (INV_X1)
gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/
    gen\_num\_lanes\ [0].\ active\_lane\ .\ lane\_instance\ .\ i\_fma/add\_1\_root\_add\_1\_root\_sub\_287/U131/nes
    ZN (OAI21_X1)
                                                         0.05
                                                                    0.37 r
gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/
    gen_num_lanes[0].active_lane.lane_instance.i_fma/add_1_root_add_1_root_sub_287/U137/
    ZN (AOI21<sub>-</sub>X1)
                                                                     0.41 f
gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/
    gen_num_lanes[0].active_lane.lane_instance.i_fma/add_1_root_add_1_root_sub_287/U142/
                                                         0.04
                                                                    0.45 r
gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/
    gen_num_lanes[0].active_lane.lane_instance.i_fma/add_1_root_add_1_root_sub_287/U146/
    ZN (XNOR2_X1)
                                                         0.07
gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/
    gen_num_lanes[0]. active_lane.lane_instance.i_fma/add_1_root_add_1_root_sub_287/SUM[3]
     (fpnew_fma_0_00000003_3_-logic_Z_1yB___logic_Z_1yB__DW01_add_8)
                                                         0.00
                                                                    0.51 r
gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/
    gen_num_lanes[0].active_lane.lane_instance.i_fma/U1074/ZN (INV_X1)
                                                                    0.55 f
gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/
    gen_num_lanes[0].active_lane.lane_instance.i_fma/U1075/ZN (NOR3_X1)
                                                         0.07
                                                                    0.61 r
gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/
    gen_num_lanes[0].active_lane.lane_instance.i_fma/U460/ZN (XNOR2_X1)
                                                         0.06
                                                                    0.67 r
gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/
    gen_num_lanes[0].active_lane.lane_instance.i_fma/U459/ZN (NOR2_X1)
                                                         0.03
                                                                    0.70 f
gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/
    gen_num_lanes[0].active_lane.lane_instance.i_fma/sub_293/B[4] (
    fpnew_fma_0_00000003_3_logic_Z_1yB___logic_Z_1yB__DW01_sub_12)
                                                                    0.70 f
gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/
    gen_num_lanes[0].active_lane.lane_instance.i_fma/sub_293/U145/ZN (INV_X1)
                                                         0.03
                                                                    0.73 r
gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/
    gen_num_lanes[0].active_lane.lane_instance.i_fma/sub_293/U89/ZN (OR2_X1)
                                                         0.04
gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/
    gen_num_lanes[0].active_lane.lane_instance.i_fma/sub_293/U156/ZN (NAND2_X1)
```

```
0.03
                                                                    0.80 f
gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/
    gen_num_lanes[0].active_lane.lane_instance.i_fma/sub_293/U152/ZN (OAI21_X1)
                                                                    0.85 r
gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/
    gen_num_lanes[0].active_lane.lane_instance.i_fma/sub_293/U137/ZN (AOI21_X2)
                                                         0.05
                                                                    0.90 f
gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/
    gen_num_lanes[0].active_lane.lane_instance.i_fma/sub_293/U159/ZN (OAI21_X1)
                                                         0.05
                                                                    0.95 r
gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/
    gen_num_lanes[0].active_lane.lane_instance.i_fma/sub_293/U106/ZN (XNOR2_X1)
                                                         0.07
                                                                    1.02 r
gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/
    gen_num_lanes[0].active_lane.lane_instance.i_fma/sub_293/DIFF[8] (
    fpnew\_fma\_0\_00000003\_3\_\_logic\_Z\_1yB\_\_\_logic\_Z\_1yB\_\_DW01\_sub\_12)
                                                                    1.02 r
                                                         0.00
gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/
    gen_num_lanes[0].active_lane.lane_instance.i_fma/U240/ZN (OAI211_X1)
                                                                    1.06 f
                                                         0.05
gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/
    gen_num_lanes[0].active_lane.lane_instance.i_fma/U241/ZN (INV_X1)
                                                         0.03
                                                                    1.09 r
gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/
    gen_num_lanes[0].active_lane.lane_instance.i_fma/U1105/ZN (NAND2_X1)
                                                         0.03
                                                                     1.12 f
gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/
    gen_num_lanes[0].active_lane.lane_instance.i_fma/U1123/ZN (NAND2_X1)
                                                         0.04
gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/
    gen_num_lanes[0].active_lane.lane_instance.i_fma/U749/ZN (OAI211_X1)
                                                         0.05
gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/
    gen_num_lanes[0].active_lane.lane_instance.i_fma/U748/Z (BUF_X2)
                                                                     1.27 f
gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/
    gen_num_lanes[0].active_lane.lane_instance.i_fma/U284/ZN (NAND2_X1)
                                                                    1.31 r
gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/
    gen_num_lanes[0].active_lane.lane_instance.i_fma/U282/Z (BUF_X1)
                                                                    1.35 r
gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/
    gen_num_lanes[0].active_lane.lane_instance.i_fma/U1239/ZN (INV_X1)
                                                         0.03
                                                                    1.38 f
gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/
    gen_num_lanes[0].active_lane.lane_instance.i_fma/U663/ZN (NAND2_X1)
                                                         0.04
gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/
    gen_num_lanes[0].active_lane.lane_instance.i_fma/U375/ZN (AND4_X1)
                                                         0.08
                                                                     1.50 r
gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/
    gen_num_lanes[0].active_lane.lane_instance.i_fma/U1515/ZN (OAI22_X1)
gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/
    gen_num_lanes[0].active_lane.lane_instance.i_fma/U1516/ZN (INV_X1)
gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/
    gen_num_lanes[0].active_lane.lane_instance.i_fma/U1517/ZN (OAI211_X1)
                                                         0.04
                                                                    1.61 f
gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/
    gen\_num\_lanes \ [0]. \ active\_lane \ . \ lane\_instance \ . \ i\_fma/U1518/ZN \ \ (INV\_X1)
                                                         0.04
                                                                     1.64 r
```

```
gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/
       gen_num_lanes[0].active_lane.lane_instance.i_fma/U1627/Z (MUX2_X1)
                                                                                                0.08
                                                                                                                  1.72 f
gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/
       gen_num_lanes[0].active_lane.lane_instance.i_fma/U1628/ZN (NAND2_X1)
                                                                                                0.03
                                                                                                                  1.75 r
gen_operation_groups[0].i-opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/
       gen_num_lanes[0].active_lane.lane_instance.i_fma/add_1_root_add_368_2/B[12] (
       fpnew_fma_0_00000003_3_logic_Z_1yB___logic_Z_1yB__DW01_add_11)
gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/
       gen_num_lanes[0].active_lane.lane_instance.i_fma/add_1_root_add_368_2/U1282/ZN (
       NAND2_X1)
gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/
       gen_num_lanes[0].active_lane.lane_instance.i_fma/add_1_root_add_368_2/U1279/ZN (
       OAI21_X1)
gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/
       gen\_num\_lanes\ [0\,].\ active\_lane\ .\ lane\_instance\ .\ i\_fma/add\_1\_root\_add\_368\_2/U1167/ZN\ (or instance).
                                                                                                0.03
                                                                                                                   1.87 f
gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/
       gen_num_lanes[0].active_lane.lane_instance.i_fma/add_1_root_add_368_2/U1438/ZN (
gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/
       gen_num_lanes[0].active_lane.lane_instance.i_fma/add_1_root_add_368_2/U1157/ZN (
                                                                                                                   1.94 f
                                                                                                0.03
gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/
       gen_num_lanes[0].active_lane.lane_instance.i_fma/add_1_root_add_368_2/U963/ZN (
       OAI21 X1)
                                                                                                0.07
gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/
       gen_num_lanes[0].active_lane.lane_instance.i_fma/add_1_root_add_368_2/U889/Z (
       CLKBUF_X3)
                                                                                                0.07
gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/
       gen\_num\_lanes\ [0].\ active\_lane\ .\ lane\_instance\ .\ i\_fma/add\_1\_root\_add\_368\_2/U1378/ZN\ (or instance\ .\ i\_fma/add\_1\_root\_add\_1\_root\_add\_1\_root\_add\_1\_root\_add\_1\_root\_add\_1\_root\_add\_1\_root\_add\_1\_root\_add\_1\_root\_add\_1\_root\_add\_1\_root\_add\_1\_root\_add\_1\_root\_add\_
       AOI21_X1)
gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/
       gen_num_lanes[0].active_lane.lane_instance.i_fma/add_1_root_add_368_2/U1184/ZN (
       XNOR2_X1)
                                                                                                0.06
gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/
       gen_num_lanes[0].active_lane.lane_instance.i_fma/add_1_root_add_368_2/SUM[59] (
       fpnew_fma_0_00000003_3_logic_Z_1yB___logic_Z_1yB__DW01_add_11)
                                                                                                                   2.17 f
gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/
       gen_num_lanes[0]. active_lane.lane_instance.i_fma/sub_372/B[59] (
       fpnew_fma_0_00000003_3_logic_Z_1yB___logic_Z_1yB__DW01_sub_7)
                                                                                                                   2.17 f
gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/
       gen_num_lanes[0].active_lane.lane_instance.i_fma/sub_372/U710/ZN (NOR2_X1)
                                                                                                0.05
gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/
       gen_num_lanes[0].active_lane.lane_instance.i_fma/sub_372/U525/ZN (NAND2_X1)
                                                                                                0.03
                                                                                                                   2.25 f
gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/
       gen_num_lanes[0].active_lane.lane_instance.i_fma/sub_372/U687/ZN (NOR2_X1)
```

```
0.04
                                                                    2.29 r
gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/
    gen_num_lanes[0].active_lane.lane_instance.i_fma/sub_372/U755/ZN (NAND2_X1)
                                                                    2.32 f
gen_operation_groups[0].i-opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/
    gen_num_lanes[0].active_lane.lane_instance.i_fma/sub_372/U713/ZN (NOR2_X1)
                                                                    2.37 r
                                                         0.05
gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/
    gen_num_lanes[0].active_lane.lane_instance.i_fma/sub_372/U449/ZN (NAND2_X1)
                                                         0.05
gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/
    gen_num_lanes[0].active_lane.lane_instance.i_fma/sub_372/U752/ZN (NOR2_X1)
                                                         0.05
                                                                    2.47 r
gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/
    gen_num_lanes[0].active_lane.lane.instance.i_fma/sub_372/U727/ZN (XNOR2_X1)
                                                         0.06
                                                                    2.53 r
gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/
    gen_num_lanes[0].active_lane.lane_instance.i_fma/sub_372/DIFF[68] (
    fpnew_fma_0_00000003_3_logic_Z_1yB___logic_Z_1yB__DW01_sub_7)
                                                                    2.53 r
gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/
    gen_num_lanes[0].active_lane.lane_instance.i_fma/U1811/ZN (NAND2_X1)
                                                         0.03
gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/
    gen_num_lanes[0].active_lane.lane_instance.i_fma/U1812/ZN (OAI221_X1)
                                                         0.03
                                                                    2.59 r
gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/
    gen_num_lanes[0].active_lane.lane_instance.i_fma/mid_pipe_sum_q_reg[1][68]/D (DFFR_X1
                                                         0.01
                                                                    2.60 r
data arrival time
                                                                     2.60
clock MY_CLK (rise edge)
                                                         0.10
                                                                    0.10
                                                         0.00
                                                                    0.10
clock network delay (ideal)
                                                        -0.01
                                                                     0.09
clock uncertainty
gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/
    gen_num_lanes[0].active_lane.lane_instance.i_fma/mid_pipe_sum_q_reg[1][68]/CK (
    DFFR<sub>X1</sub>)
                                                         0.00
                                                                     0.09 r
library setup time
                                                        -0.04
                                                                    0.05
                                                                    0.05
data required time
data required time
                                                                    0.05
data arrival time
                                                                    -2.60
slack (VIOLATED)
                                                                    -2.55
```

1

#### Report area

Total cell area:

Total area:

\*\*\*\*\*\*\*\*\*\*\*\* Report : area Design : fpnew\_top  $Version:\ S{=}2021.06{-}SP4$ Date : Wed Dec 14 12:06:13 2022 \*\*\*\*\*\*\*\*\*\*\*\* Library(s) Used: NangateOpenCellLibrary (File: /eda/dk/nangate45/synopsys/  $NangateOpenCellLibrary\_typical\_ecsm\_nowlm.db)$ Number of ports: Number of nets: 11218 Number of cells: 7870 Number of combinational cells: 7500 297 Number of sequential cells: Number of macros/black boxes: 0 Number of buf/inv: 2006 Number of references: 18 Combinational area: 8753.527994 Buf/Inv area: 1286.907997 Noncombinational area: 1587.488051 Macro/Black Box area: 0.000000 Net Interconnect area: undefined (Wire load has zero net area)

undefined

10341.016045

## **1.3.7** Reports optimize registers

#### Report timing

```
Information: Updating design information... (UID-85)
Warning: Design 'fpnew_top' contains 1 high-fanout nets. A fanout number of 1000 will be
    used for delay calculations involving these nets. (TIM-134)
Warning: There are infeasible paths detected in your design that were ignored during
    optimization. Please run 'report_timing -attributes' and/or 'create_qor_snapshot/
    query_qor_snapshot -infeasible_paths' to identify these paths. (OPT-1721)
*************
Report : timing
       -path full
       -delay max
       -max_paths 1
Design : fpnew_top
Version: S-2021.06-SP4
     : Wed Dec 14 12:14:42 2022
*************
# A fanout number of 1000 was used for high fanout net computations.
Operating Conditions: typical
                               Library: NangateOpenCellLibrary
Wire Load Model Mode: top
  Startpoint: gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.
      i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/i_lzc/MY_CLK_r_REG243_S3
             (rising edge-triggered flip-flop clocked by MY_CLK)
  Endpoint: gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.
      i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/MY_CLK_r_REG61_S4
           (\ rising \ edge-triggered \ flip-flop \ clocked \ by \ MY\_CLK)
  Path Group: MY_CLK
  Path Type: max
  Des/Clust/Port
                    Wire Load Model
                                           Library
  fpnew_top
                    5K_hvratio_1_1
                                           NangateOpenCellLibrary
  Point
                                                          Incr
                                                                     Path
  clock MY_CLK (rise edge)
                                                          0.00
                                                                     0.00
                                                          0.00
  clock network delay (ideal)
                                                                     0.00
  gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/
      gen_num_lanes[0].active_lane.lane_instance.i_fma/i_lzc/MY_CLK_r_REG243_S3/CK (DFFS_X1
                                                          0.00 #
  gen_operation_groups[0].i-opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/
      gen_num_lanes[0].active_lane.lane_instance.i_fma/i_lzc/MY_CLK_r_REG243_S3/Q (DFFS_X1)
                                                         0.09
                                                                    0.09 r
  gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/
      gen_num_lanes[0].active_lane.lane_instance.i_fma/i_lzc/U28/ZN (NAND2_X1)
                                                          0.03
                                                                     0.11 f
  gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/
      gen_num_lanes[0].active_lane.lane_instance.i_fma/i_lzc/U152/ZN (AOI221_X1)
                                                          0.08
                                                                     0.20 r
  gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/
      gen_num_lanes[0].active_lane.lane_instance.i_fma/i_lzc/U162/ZN (OAI221_X1)
  gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/
      gen_num_lanes[0].active_lane.lane_instance.i_fma/i_lzc/cnt_o[1] (lzc_00000033_1)
```

```
gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/
    gen_num_lanes[0].active_lane.lane_instance.i_fma/U30/Z (CLKBUF_X1)
                                                        0.05
                                                                   0.30 f
gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/
    gen_num_lanes[0].active_lane.lane_instance.i_fma/U837/ZN (XNOR2_X1)
                                                                   0.35 f
                                                        0.05
gen_operation_groups[0].i-opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/
    gen_num_lanes[0].active_lane.lane_instance.i_fma/U743/ZN (NOR2_X1)
                                                                   0.38 r
                                                        0.03
gen_operation_groups[0].i-opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/
    gen_num_lanes[0].active_lane.lane_instance.i_fma/U738/ZN (AND4_X1)
                                                                   0.45 r
gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/
    gen_num_lanes[0].active_lane.lane_instance.i_fma/U737/ZN (AND2_X1)
gen_operation_groups[0].i-opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/
    gen_num_lanes[0].active_lane.lane_instance.i_fma/U489/ZN (NAND3_X1)
                                                                   0.52 f
gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/
    gen_num_lanes[0].active_lane.lane_instance.i_fma/U317/ZN (OAI22_X1)
gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/
    gen_num_lanes[0].active_lane.lane_instance.i_fma/U2147/ZN (INV_X1)
                                                        0.03
                                                                    0.58 f
gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/
    gen_num_lanes[0].active_lane.lane_instance.i_fma/U560/ZN (NAND2_X2)
gen_operation_groups[0].i-opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/
    gen_num_lanes[0].active_lane.lane_instance.i_fma/U827/ZN (OAI222_X1)
                                                        0.06
                                                                   0.70 f
gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/
    gen_num_lanes[0].active_lane.lane_instance.i_fma/U27/Z (BUF_X1)
                                                        0.05
                                                                   0.75 f
gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/
    gen_num_lanes[0].active_lane.lane_instance.i_fma/U40/ZN (AND2_X2)
                                                                   0.79 f
gen_operation_groups[0].i-opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/
    gen_num_lanes[0].active_lane.lane_instance.i_fma/U507/Z (BUF_X2)
                                                        0.06
                                                                   0.85 f
gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/
    gen_num_lanes[0].active_lane.lane_instance.i_fma/U2305/ZN (AOI22_X1)
gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/
    gen_num_lanes[0].active_lane.lane_instance.i_fma/U2306/ZN (OAI221_X1)
                                                        0.05
                                                                   0.97 f
gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/
    gen_num_lanes[0].active_lane.lane_instance.i_fma/U2309/ZN (AOI221_X1)
                                                        0.09
                                                                   1.06 r
gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/
    gen_num_lanes[0].active_lane.lane_instance.i_fma/U2310/ZN (OAI221_X1)
                                                        0.05
                                                                   1.11 f
gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/
    gen_num_lanes[0].active_lane.lane_instance.i_fma/U587/ZN (OAI211_X1)
                                                                   1.16 r
gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/
    gen_num_lanes[0].active_lane.lane_instance.i_fma/U246/ZN (OAI211_X1)
                                                        0.05
                                                                   1.21 f
gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/
    gen_num_lanes[0].active_lane.lane_instance.i_fma/U390/ZN (INV_X1)
                                                        0.04
gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/
    gen_num_lanes[0].active_lane.lane_instance.i_fma/U776/ZN (NAND3_X1)
```

	0.03	1.28 f	
gen_operation_groups[0].i_opgroup_block/gen_par	allel_slices[0].a	ctive_format.i_fmt_s	lice/
gen_num_lanes[0].active_lane.lane_instance.i	_fma/MY_CLK_r_RI	EG61_S4/D (DFFS_X1)	
	0.01	1.29 f	
data arrival time		1.29	
clock MY_CLK (rise edge)	0.10	0.10	
clock network delay (ideal)	0.00	0.10	
clock uncertainty	-0.01	0.09	
gen_operation_groups[0].i_opgroup_block/gen_par	allel_slices[0].a	ctive_format.i_fmt_s	lice/
gen_num_lanes[0].active_lane.lane_instance.i	_fma/MY_CLK_r_RI	EG61_S4/CK (DFFS_X1)	
	0.00	0.09 r	
library setup time	-0.04	0.05	
data required time		0.05	
data required time		0.05	
data arrival time		-1.29	
slack (VIOLATED)		-1.23	

#### Report area

Total cell area:

Total area:

\*\*\*\*\*\*\*\*\*\*\*\* Report : area Design : fpnew\_top  $Version:\ S{=}2021.06{-}SP4$ Date : Wed Dec 14 12:14:42 2022 \*\*\*\*\*\*\*\*\*\*\*\* Library(s) Used: NangateOpenCellLibrary (File: /eda/dk/nangate45/synopsys/ NangateOpenCellLibrary\_typical\_ecsm\_nowlm.db) Number of ports: Number of nets: 9973 Number of cells: 7834 Number of combinational cells: 6436 1029 Number of sequential cells: Number of macros/black boxes: 0 Number of buf/inv: 1476 Number of references: 15 Combinational area: 7646.435992 Buf/Inv area: 848.008003 Noncombinational area: 5479.334175 0.000000 Macro/Black Box area: Net Interconnect area: undefined (Wire load has zero net area)

undefined

13125.770167

## 1.3.8 Reports compile ultra

#### Report timing

```
Information: Updating design information... (UID-85)
Warning: There are infeasible paths detected in your design that were ignored during
    optimization. Please run 'report_timing -attributes' and/or 'create_qor_snapshot/
    query_qor_snapshot -infeasible_paths' to identify these paths. (OPT-1721)
************
Report : timing
        -path full
       -delay max
       -max_paths 1
Design: fpnew_top
Version: S-2021.06-SP4
      : Wed Dec 14 12:24:28 2022
*************
Operating Conditions: typical
                                Library: NangateOpenCellLibrary
Wire Load Model Mode: top
  Startpoint: gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.
      i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/inp_pipe_op_q_reg[3][0]
              (rising edge-triggered flip-flop clocked by MY_CLK)
  Endpoint: gen_operation_groups[0].iopgroup_block/gen_parallel_slices[0].active_format.
      i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/mid_pipe_sum_q_reg[1][8]
           (rising edge-triggered flip-flop clocked by MY_CLK)
  Path Group: MY_CLK
  Path Type: max
  Des/Clust/Port
                     Wire Load Model
                                           Library
  fpnew_top
                     5K_hvratio_1_1
                                           NangateOpenCellLibrary
  Point
                                                                     Path
                                                          Incr
  clock MY_CLK (rise edge)
                                                          0.00
                                                                     0.00
  clock network delay (ideal)
                                                          0.00
                                                                     0.00
  gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/
      gen_num_lanes[0].active_lane.lane_instance.i_fma/inp_pipe_op_q_reg[3][0]/CK (DFFR_X1)
                                                          0.00
                                                                     0.00 r
  gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/
      gen_num_lanes[0].active_lane.lane_instance.i_fma/inp_pipe_op_q_reg[3][0]/Q (DFFR_X1)
                                                          0.12
                                                                     0.12 r
  U1249/ZN (OR2_X2)
                                                                     0.18 r
                                                          0.06
 U224/ZN (AND2_X2)
                                                          0.06
                                                                     0.24 r
  U1263/ZN (XNOR2_X1)
                                                          0.06
                                                                     0.30 r
  U1656/ZN (NOR2_X1)
                                                          0.03
                                                                     0.34 f
  U1675/ZN (OAI21_X1)
                                                          0.06
                                                                     0.40 r
  U1676/ZN (INV_X1)
                                                          0.03
                                                                     0.42 f
  U1678/ZN (OAI21_X1)
                                                          0.04
                                                                     0.46 r
  U1679/ZN (AOI21_X1)
                                                          0.03
                                                                     0.49 f
  U1300/ZN (XNOR2_X1)
                                                          0.06
                                                                     0.55 f
                                                          0.06
                                                                     0.62 f
  U1072/ZN (OR2_X1)
  U1335/ZN (NAND3_X1)
                                                          0.03
                                                                     0.65 r
                                                                     0.68 f
  U1391/ZN (NOR2_X1)
                                                          0.03
  U311/ZN (NOR2_X2)
                                                          0.05
                                                                     0.73 r
  U1824/ZN (NAND2_X1)
                                                          0.03
                                                                     0.77 f
  U1827/ZN (OAI21_X1)
                                                                     0.83 r
                                                          0.06
  U1836/ZN (XNOR2_X1)
                                                                     0.89 r
                                                          0.06
                                                                     0.93 f
  U1336/ZN (NAND4_X1)
                                                          0.04
```

```
U610/ZN (AND2_X2)
                                                            0.05
                                                                        0.98 f
                                                            0.05
                                                                        1.02 r
U1289/ZN (NOR2_X1)
U1247/ZN (NAND2_X1)
                                                            0.04
                                                                        1.06 f
U2141/ZN (INV_X2)
                                                            0.07
                                                                        1.13 r
U2260/Z (MUX2_X1)
                                                            0.08
                                                                        1.22 f
U2261/ZN (AOI22_X1)
                                                            0.07
                                                                        1.28 r
U2262/ZN (OR2_X1)
                                                            0.04
                                                                        1.33 r
U2263/ZN (OAI211_X1)
                                                            0.06
                                                                        1.39 f
U3116/ZN (OR2_X1)
                                                            0.07
                                                                        1.45 f
U130/ZN (AND4_X2)
                                                            0.04
                                                                        1.50 f
U596/ZN (OAI21_X1)
                                                            0.05
                                                                        1.55 r
U3132/S (FA_X1)
                                                                        1.67 f
                                                            0.12
U1253/ZN (NOR2_X2)
                                                            0.06
                                                                        1.73 r
U3164/ZN (OAI21_X1)
                                                                        1.78 f
                                                            0.04
U3173/ZN (AOI21_X1)
                                                            0.05
                                                                        1.83 r
U3174/ZN (OAI21_X1)
                                                            0.04
                                                                        1.86 f
U3200/ZN (AOI21_X1)
                                                            0.05
                                                                        1.92 r
U3628/ZN (OAI21_X1)
                                                            0.04
                                                                        1.95 f
U3690/ZN (AOI21_X1)
                                                            0.04
                                                                        2.00 r
U3691/ZN (XNOR2_X1)
                                                            0.06
                                                                        2.06 r
U3692/ZN (NAND2_X1)
                                                            0.04
                                                                        2.10 f
U1282/ZN (OR2_X2)
                                                            0.07
                                                                        2.17 f
U1229/Z (BUF_X2)
                                                            0.06
                                                                        2.23 f
U5978/ZN (OR2_X1)
                                                            0.07
                                                                        2.30 f
U1213/ZN (NAND3_X1)
                                                            0.03
                                                                        2.33 	 r
gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/
    gen_num_lanes[0].active_lane.lane_instance.i_fma/mid_pipe_sum_q_reg[1][8]/D (DFFR_X2)
                                                                        2.34 r
                                                            0.01
data arrival time
                                                                        2.34
clock MY_CLK (rise edge)
                                                            0.10
                                                                        0.10
clock network delay (ideal)
                                                            0.00
                                                                        0.10
                                                           -0.01
                                                                        0.09
clock uncertainty
gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/
    gen\_num\_lanes\ [0].\ active\_lane\ .\ lane\_instance\ .\ i\_fma/mid\_pipe\_sum\_q\_reg\ [1]\ [8]/CK\ (DFFR\_X2)
                                                            0.00
                                                                        0.09 r
library setup time
                                                           -0.03
                                                                        0.06
data required time
                                                                        0.06
                                                                        0.06
data required time
data arrival time
                                                                       -2.34
slack (VIOLATED)
                                                                       -2.28
```

1

#### Report area

Total cell area:

Total area:

\*\*\*\*\*\*\*\*\*\*\*\* Report : area Design : fpnew\_top  $Version:\ S{=}2021.06{-}SP4$ Date : Wed Dec 14 12:24:28 2022 \*\*\*\*\*\*\*\*\*\*\*\* Library(s) Used: NangateOpenCellLibrary (File: /eda/dk/nangate45/synopsys/  $NangateOpenCellLibrary\_typical\_ecsm\_nowlm.db)$ Number of ports: Number of nets: 9540 Number of cells: 8872 Number of combinational cells: 7902 963 Number of sequential cells: Number of macros/black boxes: 0 Number of buf/inv: 1166 Number of references: 59 Combinational area: 9795.981987 Buf/Inv area: 705.166002 Noncombinational area: 5145.238165 Macro/Black Box area: 0.000000 Net Interconnect area: undefined (Wire load has zero net area)

undefined

14941.220152

#### Report resources

\*\*\*\*\*\*\*\*\*\*\*\* Report : resources Design : fpnew\_top  $Version: S{-}2021.06{-}SP4$ Date : Wed Dec 14 12:24:28 2022 \*\*\*\*\*\*\*\*\*\*\*\*\* Resource Report for this hierarchy in file ../src/fpnew\_top.sv \_\_\_\_\_\_ Cell | Module | Parameters | Contained Operations | \_\_\_\_\_\_ lte\_x\_4 | DW\_cmp | width=2 | i\_arbiter/lte\_209\_G4 (rr\_arb\_tree.sv:209) DP\_OP\_354\_134\_8861 DP\_OP\_354\_134\_8861 DP\_OP\_355\_135\_8861 DP\_OP\_355\_135\_8861 DP\_OP\_115\_136\_6795 | DP\_OP\_115\_136\_6795 | DP\_OP\_116\_137\_5515 | DP\_OP\_116\_137\_5515 | \_\_\_\_\_\_ Datapath Report for DP\_OP\_354\_134\_8861 | Cell | Contained Operations \_\_\_\_\_ DP\_OP\_354\_134\_8861 | add\_542 (fpnew\_fma.sv:542) \_\_\_\_\_ | PI | Signed | 10 | O1 | PO | Unsigned | 10 | I1 + \$unsigned(1'b1) (fpnew\_fma.sv:542) | Datapath Report for DP\_OP\_355\_135\_8861 \_\_\_\_\_\_ | Cell | Contained Operations | DP\_OP\_355\_135\_8861 | sub\_549 (fpnew\_fma.sv:549) \_\_\_\_\_\_ O1 | PO | Signed | 10 | I1 - \$unsigned(1'b1) (fpnew\_fma.sv:549) Datapath Report for DP\_OP\_115\_136\_6795 Cell Contained Operations

| DP\_OP\_115\_136\_6795 | add\_514 (fpnew\_fma.sv:514)

\_\_\_\_\_\_

======	=======			
		Data		
Var	Type	Class	Width	Expression
======		.=======	.======	
I1	PI	Unsigned	6	
01	PO	Unsigned	7	\$unsigned(5'b11010) + I1 (fpnew_fma.sv:514)

Datapath Report for DP\_OP\_116\_137\_5515

	Data		Expression
Var	<b>Type</b>   Class	Width	
I1   O1	PI   Signed   PO   Unsigned		\$unsigned(5'b11010) + I1 (fpnew_fma.sv:519)

\_\_\_\_\_

#### Resource Report for Ungrouped Hierarchy

 $\label{lock-gen-parallel} $$ gen\_operation\_groups [0]. i\_opgroup\_block/gen\_parallel\_slices [0]. active\_format. \\ i\_fmt\_slice/gen\_num\_lanes [0]. active\_lane.lane\_instance.i\_fma \\ $$ in file .../src/fpnew\_fma.sv $$$ 

\_\_\_\_\_\_ | Module | Parameters | Contained Operations | \_\_\_\_\_ | DW\_cmp | width=10 | gt\_295 (fpnew\_fma.sv:295) | gt\_x\_41 1te\_x\_43 DW\_cmp | width=10 | lte\_302 (fpnew\_fma.sv:302) | lte\_x\_44 DW\_cmp ashr\_46 | SH\_width=7 | | width=10 | lte\_510 (fpnew\_fma.sv:510) | | width=10 | lte\_510\_2 (fpnew\_fma.sv:510) | DW\_cmp 1te\_x\_94 lte\_x\_95 | DW\_leftsh ash\_99 | A\_width=77 | s11\_530 (fpnew\_fma.sv:530) SH\_width=7 | DW\_cmp | width=10 | gt\_547 (fpnew\_fma.sv:547) gt\_x\_100 gte\_x\_103 DW\_cmp | width=10 | gte\_576 (fpnew\_fma.sv:576) | | width=31 | i\_fpnew\_rounding/add\_63 (fpnew\_rounding.sv  $add_x_140$ DW01\_add :63) DP\_OP\_358J1\_122\_9434 DP\_OP\_358J1\_122\_9434 DP\_OP\_359J1\_123\_7663 | DP\_OP\_359J1\_123\_7663 | DP\_OP\_360J1\_124\_4836 | DP\_OP\_360J1\_124\_4836 | DP\_OP\_361J1\_125\_9568 DP\_OP\_361J1\_125\_9568

### Datapath Report for DP\_OP\_358J1\_122\_9434

Cell	Contained Operations
DP_OP_358J1_122_9434	add_285 (fpnew_fma.sv:285)
	sub_293 (fpnew_fma.sv:293)

Datapath Report for DP\_OP\_359J1\_123\_7663

Cell	Contained Operations
DP_OP_359J1_123_7663   	add_287 (fpnew_fma.sv:287) add_287_2 (fpnew_fma.sv:287) add_287_3 (fpnew_fma.sv:287) sub_287 (fpnew_fma.sv:287)

:287) |

#### $Datapath \ \textbf{Report for} \ DP\_OP\_360J1\_124\_4836$

Cell	Contained Operations
DP_OP_360J1_124_4836   	mult_325 (fpnew_fma.sv:325)   add_368 (fpnew_fma.sv:368)   add_368_2 (fpnew_fma.sv:368)   sub_372 (fpnew_fma.sv:372)

	   Var	Type	Data   Class	Width	Expression
	I1	PI	Unsigned	24	
İ	12	PI	Unsigned	24	į
Ĺ	13	PI	Unsigned	76	į į
Ĺ	I4	PI	Unsigned	1	į į
İ	T52	IFO	Unsigned	48	I1 * I2 (fpnew_fma.sv:325)
	T212	IFO	Unsigned	50	T52 << 2
ĺ	T214	IFO	Signed	76	O1[75:0]
ĺ	01	PO	Unsigned	77	T212 + I3 + I4 (fpnew_fma.sv:368)
ĺ	O2	PO	Signed	76	\$unsigned(1'b0) - T214 (fpnew_fma.sv:372)

## $Datapath \ \textbf{Report for} \ DP\_OP\_361J1\_125\_9568$

Cell	Contained Operations
DP_OP_361J1_125_9568   	sub_512 (fpnew_fma.sv:512)   add_512 (fpnew_fma.sv:512)   sub_515 (fpnew_fma.sv:515)   add_515 (fpnew_fma.sv:515)   gte_512 (fpnew_fma.sv:512)

	Var	Type	Class	Width	Expression	
=	======					=
	I1	PI	Unsigned	6		
	12	PI	Signed	10		
	T351	IFO	Signed	7	-I1 + \$unsigned(1'b1) ( fpnew_fma.sv:512	fpnew_fma.sv
:515 )						
	T347	IFO	Signed	12	I2 + T351 (fpnew_fma.sv:512)	
	O1	PO	Signed	1	$  T347 >= $ \$signed(1'b0) (fpnew_fma.sv:512)	
	O2	PO	Signed	10	I2 + T351 (fpnew_fma.sv:515)	

## Implementation Report

1

	======================================	Current	Set
Cell		Implementation	Implementation
=======================================	=============		=======================================
lte_x_4	DW_cmp	apparch (area)	1
gt_x_41	DW_cmp	apparch (area)	
1 t e _ x _ 4 3	DW_cmp	apparch (area)	
lte_x_44	DW_cmp	apparch (area)	
ashr_46	DW_rightsh	astr (area)	
1te_x_94	DW_cmp	apparch (area)	
lte_x_95	DW_cmp	apparch (area)	
ash_99	DW_leftsh	astr (area)	
gt_x_100	DW_cmp	apparch (area)	
gte_x_103	DW_cmp	apparch (area)	
add_x_140	DW01_add	pparch (area, speed)	
DP_OP_354_134_8861	DP_OP_354_134_8861	str (area, speed)	
DP_OP_355_135_8861	DP_OP_355_135_8861	str (area, speed)	
DP_OP_115_136_6795	DP_OP_115_136_6795	str (area, speed)	
DP_OP_116_137_5515	DP_OP_116_137_5515	str (area)	
DP_OP_358J1_122_9434	1		
	DP_OP_358J1_122_94	34   str (area, speed)	
DP_OP_359J1_123_7663	3		
	DP_OP_359J1_123_76	663   str (area, speed)	
DP_OP_360J1_124_4836	5		
	DP_OP_360J1_124_48	336   str (area, speed)	
		mult_arch: benc_radi	x 4
DP_OP_361J1_125_9568	3	I	
	DP_OP_361J1_125_95	668   str (area, speed)	1

\_\_\_\_\_\_

## 1.3.9 Reports for CSA architecture multiplier

#### Report timing

```
Information: Updating design information... (UID-85)
Warning: Design 'fpnew_top' contains 2 high-fanout nets. A fanout number of 1000 will be
    used for delay calculations involving these nets. (TIM-134)
Warning: There are infeasible paths detected in your design that were ignored during
    optimization. Please run 'report_timing -attributes' and/or 'create_qor_snapshot/
    query_qor_snapshot -infeasible_paths' to identify these paths. (OPT-1721)
*************
Report : timing
       -path full
       -delay max
       -max_paths 1
Design : fpnew_top
Version: S-2021.06-SP4
     : Wed Dec 14 12:32:29 2022
*************
# A fanout number of 1000 was used for high fanout net computations.
Operating Conditions: typical
                               Library: NangateOpenCellLibrary
Wire Load Model Mode: top
  Startpoint: gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.
      i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/mult_325/
      MY_CLK_r_REG1573_S5
              (rising edge-triggered flip-flop clocked by MY.CLK)
  Endpoint: MY_CLK_r_REG410_S7
            (\ rising \ \ edge-triggered \ \ flip-flop \ \ clocked \ \ by \ \ MY\_CLK)
  Path Group: MY_CLK
  Path Type: max
  Des/Clust/Port
                    Wire Load Model
                                           Library
  fpnew_top
                    5K_hvratio_1_1
                                           NangateOpenCellLibrary
  Point
                                                          Incr
                                                                     Path
  clock MY_CLK (rise edge)
                                                          0.00
                                                                     0.00
                                                          0.00
  clock network delay (ideal)
                                                                     0.00
  gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/
      gen_num_lanes[0].active_lane.lane_instance.i_fma/mult_325/MY_CLK_r_REG1573_S5/CK (
      DFFR_X1)
                                                          0.00 #
                                                                     0.00 r
  gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/
      gen_num_lanes[0].active_lane.lane_instance.i_fma/mult_325/MY_CLK_r_REG1573_S5/Q (
                                                          0.10
                                                                     0.10 r
  gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/
      gen_num_lanes[0].active_lane.lane_instance.i_fma/mult_325/U11/Z (BUF_X2)
                                                          0.05
  gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/
      gen_num_lanes[0].active_lane.lane_instance.i_fma/mult_325/U727/ZN (NOR2_X1)
                                                          0.03
                                                                     0.19 f
  gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/
      gen_num_lanes[0].active_lane.lane_instance.i_fma/mult_325/S2_19_4/CO (FA_X1)
                                                          0.10
                                                                     0.29 f
  gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/
      gen_num_lanes[0]. active_lane.lane_instance.i_fma/mult_325/S2_20_4/CO (FA_X1)
```

```
0.11
                                                                    0.40 f
gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/
    gen_num_lanes[0].active_lane.lane_instance.i_fma/mult_325/S2_21_4/CO (FA_X1)
gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/
    gen_num_lanes[0].active_lane.lane_instance.i_fma/mult_325/S2_22_4/S (FA_X1)
                                                                    0.63 f
                                                         0.13
gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/
    gen\_num\_lanes \ [0]. \ active\_lane \ . \ lane\_instance \ . \ i\_fma/mult\_325/S4\_3/S \ \ (FA\_X1)
                                                         0.14
gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/
    gen_num_lanes[0].active_lane.lane_instance.i_fma/mult_325/U67/Z (XOR2_X1)
                                                         0.10
gen_operation_groups[0].i-opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/
    gen_num_lanes[0].active_lane.lane_instance.i_fma/mult_325/FS_1/A[24] (
    fpnew_top_DW01_add_11)
                                                         0.00
                                                                    0.86 r
gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/
    gen_num_lanes[0].active_lane.lane_instance.i_fma/mult_325/FS_1/U36/ZN (OR2_X1)
                                                                    0.91 r
                                                         0.05
gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/
    gen_num_lanes[0].active_lane.lane_instance.i_fma/mult_325/FS_1/U2/ZN (AND4_X1)
                                                         0.07
                                                                    0.98 r
gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/
    gen_num_lanes[0].active_lane.lane_instance.i_fma/mult_325/FS_1/U17/ZN (NAND2_X1)
                                                         0.04
                                                                    1.02 f
gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/
    gen_num_lanes[0].active_lane.lane_instance.i_fma/mult_325/FS_1/U197/ZN (OAI21_X1)
                                                         0.06
                                                                    1.07 r
gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/
    gen_num_lanes[0].active_lane.lane_instance.i_fma/mult_325/FS_1/U172/ZN (OAI21_X1)
                                                         0.03
                                                                    1.10 f
gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/
    gen_num_lanes[0].active_lane.lane_instance.i_fma/mult_325/FS_1/U237/ZN (NAND2_X1)
                                                         0.03
gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/
    gen_num_lanes[0].active_lane.lane_instance.i_fma/mult_325/FS_1/U236/ZN (XNOR2_X1)
                                                         0.06
                                                                    1.19 r
gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/
    gen_num_lanes[0].active_lane.lane_instance.i_fma/mult_325/FS_1/SUM[35] (
    fpnew_top_DW01_add_11)
gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/
    gen_num_lanes[0].active_lane.lane_instance.i_fma/mult_325/PRODUCT[37] (
    fpnew_top_DW02_mult_0)
add_1_root_gen_operation_groups[0].iopgroup_block/gen_parallel_slices[0].active_format.
    i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/add_368_2/A[39] (
    fpnew_top_DW01_add_13)
                                                         0.00
                                                                     1.19 r
add_1_root_gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.
    i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/add_368_2/U1195/ZN (
    NOR2_X1)
                                                                     1.22 f
add\_1\_root\_gen\_operation\_groups\ [0].\ i\_opgroup\_block/gen\_parallel\_slices\ [0].\ active\_format.
    i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/add_368_2/U1324/ZN (
                                                                    1.29 r
add_1_root_gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.
    i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/add_368_2/U1272/ZN (
    NAND2 X1)
                                                         0.04
                                                                     1.33 f
```

```
add_1_root_gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.
         i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/add_368_2/U1269/ZN (
         NOR2_X1)
add\_1\_root\_gen\_operation\_groups\ [0].\ i\_opgroup\_block/gen\_parallel\_slices\ [0].\ active\_format.
         i\_fmt\_slice/gen\_num\_lanes\ [0\,].\ active\_lane\ .\ lane\_instance\ .\ i\_fma/add\_368\_2/U1307/ZN\ (or i\_fma/add\_368\_2/U1307/ZN)
         AOI21_X1)
                                                                                                                                   0.03
add\_1\_root\_gen\_operation\_groups\ [0].\ i\_opgroup\_block/gen\_parallel\_slices\ [0].\ active\_format.
         i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/add_368_2/U1222/Z (
         BUF_X1)
add_1_root_gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.
         i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/add_368_2/U797/Z (
        CLKBUF_X3)
                                                                                                                                   0.06
                                                                                                                                                             1.51 f
add_1_root_gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.
          i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/add_368_2/U1360/ZN (
         OAI21_X1)
                                                                                                                                   0.06
                                                                                                                                                             1.57 r
add_1_root_gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.
         i\_fmt\_slice/gen\_num\_lanes[0]. \ active\_lane\_lane\_instance\_i\_fma/add\_368\_2/U1130/ZN \ (i\_fmt\_slice/gen\_num\_lanes[0]. \ active\_lane\_lane\_instance\_i.fma/add\_368\_2/U1130/ZN \ (i\_fmt\_slice/gen\_num\_lanes[0]. \ active\_lane\_lane\_lane\_instance\_i.fma/add\_368\_2/U1130/ZN \ (i\_fmt\_slice/gen_num\_lanes[0]. \ active\_lane\_lanes[0]. \ active\_lanes[0]. \ active\_lanes
         XNOR2_X1)
                                                                                                                                   0.06
                                                                                                                                                             1.63 r
add_1_root_gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.
         i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/add_368_2/SUM[72] (
         fpnew_top_DW01_add_13)
                                                                                                                                   0.00
                                                                                                                                                             1.63 r
U4875/ZN (INV_X1)
                                                                                                                                   0.02
                                                                                                                                                             1.65 f
U2641/ZN (OR2_X1)
                                                                                                                                   0.05
                                                                                                                                                             1.71 f
U2531/ZN (AND2_X1)
                                                                                                                                   0.04
                                                                                                                                                             1.74 f
MY_CLK_r_REG410_S7/D (DFFS_X1)
                                                                                                                                   0.01
                                                                                                                                                             1.75 f
                                                                                                                                                             1.75
data arrival time
clock MY_CLK (rise edge)
                                                                                                                                   0.10
                                                                                                                                                             0.10
clock network delay (ideal)
                                                                                                                                   0.00
                                                                                                                                                             0.10
clock uncertainty
                                                                                                                                                             0.09
                                                                                                                                 -0.01
MY_CLK_r_REG410_S7/CK (DFFS_X1)
                                                                                                                                   0.00
                                                                                                                                                             0.09 r
library setup time
                                                                                                                                 -0.04
                                                                                                                                                             0.05
data required time
                                                                                                                                                             0.05
data required time
                                                                                                                                                             0.05
data arrival time
                                                                                                                                                           -1.75
```

-1.70

1

slack (VIOLATED)

## Report area

Total area:

\*\*\*\*\*\*\*\*\*\*\*\* Report : area Design : fpnew\_top  $Version:\ S{=}2021.06{-}SP4$ Date : Wed Dec 14 12:32:29 2022 \*\*\*\*\*\*\*\*\*\*\*\* Library(s) Used: NangateOpenCellLibrary (File: /eda/dk/nangate45/synopsys/  $NangateOpenCellLibrary\_typical\_ecsm\_nowlm.db)$ 1097 Number of ports: Number of nets: 9782 Number of cells: 8070 Number of combinational cells: 6184 Number of sequential cells: 1862 Number of macros/black boxes: 0 Number of buf/inv: 1053 Number of references: 48 Combinational area: 8622.921983 Buf/Inv area: 617.386002 Noncombinational area: 9909.032319 Macro/Black Box area: 0.000000 Net Interconnect area: undefined (Wire load has zero net area) Total cell area: 18531.954301

undefined

### Report resources

r578

DW\_rightsh | A\_width=100 |

```
Resource Sharing Report for design fpnew_top in file ../src/fpnew_top.sv
                      | Contained
                                                 | Contained Operations |
 Resource | Module
                     | Parameters | Resources
______
| r524 | DW01_cmp2 | width=3 |
                                                  gen_operation_groups[0].
   i_opgroup_block/i_arbiter/gt_208_G4 |
                                                  gen_operation_groups[0].
   i_opgroup_block/i_arbiter/lte_209_G4 |
| r525 | DW01_cmp2 | width=3 |
                                                  gen_operation_groups[1].
   i_opgroup_block/i_arbiter/gt_208_G4 |
                                                  gen_operation_groups[1].
   i_opgroup_block/i_arbiter/lte_209_G4 |
 r526 | DW01_cmp2 | width=3 |
                                                  gen_operation_groups[2].
   i_opgroup_block/i_arbiter/gt_208_G4 |
                                                  gen_operation_groups[2].
   i_opgroup_block/i_arbiter/lte_209_G4 |
r527 | DW01_cmp2 | width=3
                                                  gen_operation_groups[3].
   i_opgroup_block/i_arbiter/gt_208_G4
                                                  gen_operation_groups[3].
   i_opgroup_block/i_arbiter/lte_209_G4 |
r528
       DW01_cmp2 width=2
                                                  | i_arbiter/gt_208_G4
                                                  | i_arbiter/lte_209_G4 |
                      | width=10 |
 r558
         DW01_add
                                                  gen_operation_groups[0].
   i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].
   active_lane.lane_instance.i_fma/add_285 |
| r566 | DW01_sub | width=10
                                  gen_operation_groups[0].
   i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].
   active_lane.lane_instance.i_fma/sub_293
| r568 | DW_cmp | width=10 |
                                                  gen_operation_groups[0].
   i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].
   active_lane.lane_instance.i_fma/gt_295
| r570 | DW_cmp | width=10
                                                 gen_operation_groups[0].
   i\_opgroup\_block/gen\_parallel\_slices\ [0].\ active\_format.i\_fmt\_slice/gen\_num\_lanes\ [0].
   active_lane.lane_instance.i_fma/lte_302
| r572 | DW_cmp | width=10
                                                  gen_operation_groups[0].
   i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].
   active_lane .lane_instance .i_fma/lte_305 |
| r574 | DW01_sub | width=7
                                                  gen_operation_groups[0].
   i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].
   active_lane.lane_instance.i_fma/sub_306 |
                                                  gen_operation_groups[0].
         DW02_mult | A_width=24 |
   i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].
   active_lane.lane_instance.i_fma/mult_325
                       B_-width=24
```

gen\_operation\_groups[0].

```
i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].
    active_lane.lane_instance.i_fma/srl_349 |
                         SH_width=7
r580
            DW01_add
                         | width=77
                                                      add_1_root_gen_operation_groups
   [0].i-opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].
   active_lane.lane_instance.i_fma/add_368_2
          DW01_sub
                         width=76
                                                     gen_operation_groups[0].
   i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].
   active_lane.lane_instance.i_fma/sub_372
          | DW_cmp
                         | width=10
                                                      gen_operation_groups[0].
   i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].
   active_lane.lane_instance.i_fma/lte_510 |
          | DW_cmp
                         | width=10
                                                     gen_operation_groups[0].
   i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].
   active_lane.lane_instance.i_fma/lte_510_2
          DW_cmp
                        width=12
                                                     gen_operation_groups[0].
   i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].
   active_lane.lane_instance.i_fma/gte_512
         DW01_add
                        width=7
                                                      gen_operation_groups[0].
   i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].
   active_lane.lane_instance.i_fma/add_514 |
          DW01_add
                        | width=7
                                                     gen_operation_groups[0].
   i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].
   active_lane.lane_instance.i_fma/add_519
          DW_leftsh
                         A_width=77
                                                      gen_operation_groups[0].
   i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].
    active_lane.lane_instance.i_fma/sl1_530
                         SH_width=7
r604
          DW_cmp
                         | width=10
                                                      gen_operation_groups[0].
   i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].
   active_lane.lane_instance.i_fma/gt_547
          DW01_inc
                        | width=10
                                                     gen_operation_groups[0].
   i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].
    active_lane.lane_instance.i_fma/add_542
          DW01_dec
                         | width=10
                                                      gen_operation_groups[0].
   i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].
    active_lane.lane_instance.i_fma/sub_549
          | DW_cmp
                         | width=10
                                                      gen_operation_groups[0].
   i\_opgroup\_block/gen\_parallel\_slices\ [0].\ active\_format.i\_fmt\_slice/gen\_num\_lanes\ [0].
   active_lane.lane_instance.i_fma/gte_576
          DW01_add
                        width=31
                                                     gen_operation_groups[0].
   i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].
   active_lane.lane_instance.i_fma/i_fpnew_rounding/add_63
          DW01_add
                        width=10
   add_1_root_add_1_root_gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].
   active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/sub_287 |
          DW01_sub
                         width=10
   sub_2_root_add_1_root_gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].
   active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/sub_287 |
r1344
          DW01_add
                         | width=10
                                     add_0_root_add_1_root_gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].
   active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/sub_287
          DW01_sub
                         | width=11
                                                     | sub_1_root_gen_operation_groups
   [0]. i_opgroup_block/gen_parallel_slices [0]. active_format.i_fmt_slice/gen_num_lanes [0].
    active_lane.lane_instance.i_fma/add_512
          DW01_inc
                        | width=12
r2066
                                                      add_0_root_gen_operation_groups
   [0]. i_opgroup_block/gen_parallel_slices[0]. active_format.i_fmt_slice/gen_num_lanes[0].
    active_lane.lane_instance.i_fma/add_512
        DW01_sub
                                                     | sub_1_root_gen_operation_groups
r2786
                        width=10
   [0].i-opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].
```

```
active_lane.lane_instance.i_fma/add_515 |
       DW01_inc | width=10
                                                  add_0_root_gen_operation_groups
   [0]. i-opgroup_block/gen_parallel_slices[0]. active_format.i_fmt_slice/gen_num_lanes[0].
   active_lane.lane_instance.i_fma/add_515
   _____
Implementation Report
_____
                                    | Current
                   Module
                                    Implementation
                                                       | Implementation |
 gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/
   gen_num_lanes[0].active_lane.lane_instance.i_fma/sub_372
                   DW01_sub
                               pparch (area, speed)
 add_1_root_gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.
   i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/add_368_2
                  DW01_add
                                   | pparch (area, speed)
 add_0_root_gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.
   i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/add_515 |
                  DW01_inc
                                   | pparch (speed)
 sub\_1\_root\_gen\_operation\_groups\ [0].\ i\_opgroup\_block/gen\_parallel\_slices\ [0].\ active\_format.
   i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/add_515 |
                   DW01_sub
                                    | pparch (speed)
 gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/
   gen_num_lanes[0].active_lane.lane_instance.i_fma/i_fpnew_rounding/add_63
                   DW01_add
                                   | pparch (area, speed)
 add\_1\_root\_add\_1\_root\_gen\_operation\_groups\ [0].\ i\_opgroup\_block / gen\_parallel\_slices\ [0].
    active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/sub_287
                  DW01_add
                              pparch (area, speed)
 gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/
   gen_num_lanes[0].active_lane.lane_instance.i_fma/sub_293
                  DW01_sub | pparch (area, speed)
 gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/
   gen_num_lanes[0].active_lane.lane_instance.i_fma/mult_325 |
                   DW02_mult
                                    csa
 gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/
   gen_num_lanes[0].active_lane.lane_instance.i_fma/add_542 |
                   DW01_inc
                                    rpl
              _____
```

# 1.3.10 Reports for PPARCH architecture multiplier

### Report timing

```
Information: Updating design information... (UID-85)
Warning: Design 'fpnew_top' contains 1 high-fanout nets. A fanout number of 1000 will be
    used for delay calculations involving these nets. (TIM-134)
Warning: There are infeasible paths detected in your design that were ignored during
    optimization. Please run 'report_timing -attributes' and/or 'create_qor_snapshot/
    query_qor_snapshot -infeasible_paths' to identify these paths. (OPT-1721)
*************
Report : timing
       -path full
       -delay max
       -max_paths 1
Design : fpnew_top
Version: S-2021.06-SP4
     : Wed Dec 14 12:41:20 2022
************
# A fanout number of 1000 was used for high fanout net computations.
Operating Conditions: typical
                                Library: NangateOpenCellLibrary
Wire Load Model Mode: top
  Startpoint: MY_CLK_r_REG810_S4
              (rising edge-triggered flip-flop clocked by MY_CLK)
  Endpoint: gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.
      i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/sub_372/
      MY_CLK_r_REG218_S5
            (rising edge-triggered flip-flop clocked by MY_CLK)
  Path Group: MY_CLK
  Path Type: max
                     Wire Load Model
  Des/Clust/Port
                                           Library
  fpnew_top
                     5K_hvratio_1_1
                                           NangateOpenCellLibrary
  Point
                                                          Incr
                                                                     Path
  clock MY_CLK (rise edge)
                                                          0.00
                                                                     0.00
                                                          0.00
  clock network delay (ideal)
                                                                     0.00
  MY_CLK_r_REG810_S4/CK (DFFS_X1)
                                                          0.00 #
                                                                     0.00 r
  MY_CLK_r_REG810_S4/Q (DFFS_X1)
                                                          0.09
                                                                     0.09 f
                                                                     0.14 f
  U2529/ZN (AND2_X1)
                                                          0.05
 U2531/ZN (NOR3_X1)
                                                                     0.20 r
                                                          0.06
  U4011/ZN (OAI211_X1)
                                                          0.05
                                                                     0.25 f
  U2729/ZN (INV_X1)
                                                          0.03
                                                                     0.28 r
  U4126/ZN (AOI22_X1)
                                                          0.03
                                                                     0.31 f
  U4127/Z (XOR2_X1)
                                                          0.08
                                                                     0.39 f
  add_1_root_gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.
      i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/add_368_2/B[8] (
      fpnew_top_DW01_add_23)
  add\_1\_root\_gen\_operation\_groups\ [0].\ i\_opgroup\_block/gen\_parallel\_slices\ [0].\ active\_format.
      i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/add_368_2/U1079/ZN (
      OR2_X2)
  add_1_root_gen_operation_groups[0].iopgroup_block/gen_parallel_slices[0].active_format.
      i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/add_368_2/U1384/ZN (
      AOI21_X1)
```

```
0.04
                                                                                                                                                                                   0.49 r
add_1_root_gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.
           i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/add_368_2/U1590/ZN (
          OAI21_X1)
add\_1\_root\_gen\_operation\_groups\ [0].\ i\_opgroup\_block/gen\_parallel\_slices\ [0].\ active\_format.
           i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/add_368_2/U1259/ZN (
          AOI21_X1)
                                                                                                                                                                                   0.59 r
                                                                                                                                                      0.06
add_1_root_gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.
           i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/add_368_2/U1339/ZN (
                                                                                                                                                                                    0.62 f
add_1_root_gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.
          i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/add_368_2/U1571/ZN (
          AOI21_X1)
                                                                                                                                                     0.07
                                                                                                                                                                                   0.69 r
add\_1\_root\_gen\_operation\_groups\ [0].\ i\_opgroup\_block/gen\_parallel\_slices\ [0].\ active\_format.
           i\_fmt\_slice/gen\_num\_lanes\ [0].\ active\_lane\ .\ lane\_instance\ .\ i\_fma/add\_368\_2/U1036/Z\ (i\_fma/add\_368\_2/U1036/Z\ (i\_fma/add\_368_2/U1036/Z\ (i
          BUF<sub>-</sub>X2)
add\_1\_root\_gen\_operation\_groups\ [0].\ i\_opgroup\_block/gen\_parallel\_slices\ [0].\ active\_format.
           i\_fmt\_slice \, / \, gen\_num\_lanes \, [0]. \, active\_lane \, . \, lane\_instance \, . \, i\_fma \, / \, add\_368 \, \_2 \, / \, U1641 \, / ZN \  \, (1.36 \, M_\odot) \, . \, \, (2.36           OAI21_X1)
add_1_root_gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.
           i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/add_368_2/U1168/Z (
          XOR2_X1)
                                                                                                                                                     0.07
                                                                                                                                                                                   0.86 f
add\_1\_root\_gen\_operation\_groups\ [0].\ i\_opgroup\_block/gen\_parallel\_slices\ [0].\ active\_format.
           i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/add_368_2/SUM[53] (
          fpnew_top_DW01_add_23)
                                                                                                                                                      0.00
                                                                                                                                                                                   0.86 f
gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/
          gen_num_lanes[0].active_lane.lane_instance.i_fma/sub_372/B[53] (fpnew_top_DW01_sub_7)
                                                                                                                                                     0.00
                                                                                                                                                                                   0.86 f
gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/
          gen_num_lanes[0].active_lane.lane_instance.i_fma/sub_372/U600/ZN (NOR2_X1)
                                                                                                                                                     0.05
                                                                                                                                                                                   0.91 r
gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/
          gen_num_lanes[0].active_lane.lane_instance.i_fma/sub_372/U699/ZN (NAND2_X1)
gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/
          gen_num_lanes[0].active_lane.lane_instance.i_fma/sub_372/U695/ZN (NOR2_X1)
                                                                                                                                                      0.04
                                                                                                                                                                                   0.99 r
gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/
           gen_num_lanes[0].active_lane.lane.instance.i_fma/sub_372/U714/ZN (NAND2_X1)
                                                                                                                                                     0.03
                                                                                                                                                                                  1.02 f
gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/
          gen_num_lanes[0].active_lane.lane_instance.i_fma/sub_372/U434/ZN (NOR2_X1)
                                                                                                                                                     0.04
gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/
           gen_num_lanes[0].active_lane.lane_instance.i_fma/sub_372/U406/ZN (NAND2_X1)
                                                                                                                                                                                   1.09 f
                                                                                                                                                     0.03
gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/
          gen_num_lanes[0].active_lane.lane_instance.i_fma/sub_372/MY_CLK_r_REG218_S5/D (
          DFFR_X1)
                                                                                                                                                      0.01
                                                                                                                                                                                    1.10 f
data arrival time
                                                                                                                                                                                    1.10
clock MY_CLK (rise edge)
                                                                                                                                                      0.10
                                                                                                                                                                                   0.10
clock network delay (ideal)
                                                                                                                                                      0.00
                                                                                                                                                                                    0.10
```

```
-0.01
clock uncertainty
                                                                          0.09
gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/
    gen\_num\_lanes\ [\ 0\ ].\ active\_lane\ .\ lane\_instance\ .\ i\_fma/sub\_372/MY\_CLK\_r\_REG218\_S5/CK\ (
    DFFR_X1)
                                                              0.00
                                                                          0.09 r
                                                             -0.04
                                                                          0.05
library setup time
data required time
                                                                          0.05
                                                                          0.05
data required time
data arrival time
                                                                         -1.10
slack (VIOLATED)
                                                                         -1.04
```

## Report area

## Library(s) Used:

NangateOpenCellLibrary (File: /eda/dk/nangate45/synopsys/NangateOpenCellLibrary\_typical\_ecsm\_nowlm.db)

Number of ports: 961 Number of nets: 9479 Number of cells: 8153 Number of combinational cells: 6599 1534 Number of sequential cells: Number of macros/black boxes: 0 Number of buf/inv: 1324 Number of references: 55

Combinational area:8197.055983Buf/Inv area:772.198002Noncombinational area:8166.998263Macro/Black Box area:0.000000

Net Interconnect area: undefined (Wire load has zero net area)

Total cell area: 16364.054246

Total area: undefined

### Report resources

```
*************
Report : resources
Design : fpnew_top
Version: S-2021.06-SP4
Date : Wed Dec 14 12:41:21 2022
************
Resource Sharing Report for design fpnew_top in file ../src/fpnew_top.sv
                      | Contained
                                                | Contained Operations |
 Resource | Module
                     | Parameters | Resources
_____
| r487 | DW01_cmp2 | width=3 |
                                                 gen_operation_groups[0].
   i_opgroup_block/i_arbiter/gt_208_G4 |
                                                 gen_operation_groups[0].
   i_opgroup_block/i_arbiter/lte_209_G4 |
| r488 | DW01_cmp2 | width=3 |
                                                  gen_operation_groups[1].
   i_opgroup_block/i_arbiter/gt_208_G4 |
                                                  gen_operation_groups[1].
   i_opgroup_block/i_arbiter/lte_209_G4 |
 r489 | DW01_cmp2 | width=3 |
                                                  gen_operation_groups[2].
   i_opgroup_block/i_arbiter/gt_208_G4 |
                                                  gen_operation_groups[2].
   i_opgroup_block/i_arbiter/lte_209_G4 |
r490 | DW01_cmp2 | width=3
                                                  gen_operation_groups[3].
   i_opgroup_block/i_arbiter/gt_208_G4
                                                  gen_operation_groups[3].
   i_opgroup_block/i_arbiter/lte_209_G4 |
r491
      DW01_cmp2 width=2
                                                  | i_arbiter/gt_208_G4
                                                  | i_arbiter/lte_209_G4 |
                      | width=10 |
 r521
         DW01_add
                                                 gen_operation_groups[0].
   i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].
   active_lane.lane_instance.i_fma/add_285
| r529 | DW01_sub | width=10
                                  gen_operation_groups[0].
   i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].
   active_lane.lane_instance.i_fma/sub_293
| r531 | DW_cmp | width=10 |
                                                 gen_operation_groups[0].
   i\_opgroup\_block/gen\_parallel\_slices\ [0].\ active\_format.i\_fmt\_slice/gen\_num\_lanes\ [0].
   active_lane.lane_instance.i_fma/gt_295
| r533 | DW_cmp | width=10
                                                 gen_operation_groups[0].
   i\_opgroup\_block/gen\_parallel\_slices\ [0].\ active\_format.i\_fmt\_slice/gen\_num\_lanes\ [0].
   active_lane.lane_instance.i_fma/lte_302
| r535 | DW_cmp | width=10
                                                 gen_operation_groups[0].
   i\_opgroup\_block/gen\_parallel\_slices\ [0].\ active\_format.i\_fmt\_slice/gen\_num\_lanes\ [0].
   active_lane .lane_instance .i_fma/lte_305 |
| r537 | DW01_sub | width=7
                                                 gen_operation_groups[0].
   i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].
   active_lane.lane_instance.i_fma/sub_306 |
```

i\_opgroup\_block/gen\_parallel\_slices[0].active\_format.i\_fmt\_slice/gen\_num\_lanes[0].

DW02\_mult | A\_width=24 |

active\_lane.lane\_instance.i\_fma/mult\_325

DW\_rightsh | A\_width=100 |

r541

 $B_-$ width=24

gen\_operation\_groups[0].

gen\_operation\_groups[0].

```
i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].
    active_lane.lane_instance.i_fma/srl_349
                         SH_width=7
r543
          DW01_add
                         width=77
                                                      add_1_root_gen_operation_groups
   [0].i-opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].
   active_lane.lane_instance.i_fma/add_368_2
          DW01_sub
                         width=76
                                                      gen_operation_groups[0].
    i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].
    active_lane.lane_instance.i_fma/sub_372
          | DW_cmp
                         | width=10
                                                      gen_operation_groups[0].
    i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].
    active_lane.lane_instance.i_fma/lte_510
          DW_cmp
                         | width=10
                                                      gen_operation_groups[0].
    i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].
    active_lane.lane_instance.i_fma/lte_510_2
          DW_cmp
                        width=12
                                                      gen_operation_groups[0].
    i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].
    active_lane.lane_instance.i_fma/gte_512
          DW01_add
                        width=7
                                                      gen_operation_groups[0].
   i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].
    active_lane.lane_instance.i_fma/add_514 |
          DW01_add
                        | width=7
                                                      gen_operation_groups[0].
    i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].
    active_lane.lane_instance.i_fma/add_519
          DW_leftsh
                         A_width=77
                                                      gen_operation_groups[0].
    i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].
    active_lane.lane_instance.i_fma/sl1_530
                         SH_width=7
r567
          DW_cmp
                         | width=10
                                                      gen_operation_groups[0].
    i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].
    active_lane.lane_instance.i_fma/gt_547
          DW01_inc
                        width=10
                                                      gen_operation_groups[0].
   i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].
    active_lane.lane_instance.i_fma/add_542
          DW01_dec
                         | width=10
r571
                                                      gen_operation_groups[0].
    i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].
    active_lane.lane_instance.i_fma/sub_549 |
          | DW_cmp
                         | width=10
                                                      gen_operation_groups[0].
    i\_opgroup\_block/gen\_parallel\_slices\ [0].\ active\_format.i\_fmt\_slice/gen\_num\_lanes\ [0].
    active_lane.lane_instance.i_fma/gte_576
          DW01_add
                        width=31
                                                      gen_operation_groups[0].
   i\_opgroup\_block/gen\_parallel\_slices\ [0].\ active\_format.i\_fmt\_slice/gen\_num\_lanes\ [0].
    active_lane.lane_instance.i_fma/i_fpnew_rounding/add_63
          DW01_add
                         | width=10
    add_1_root_add_1_root_gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].
    active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/sub_287 |
          DW01_sub
                         width=10
    sub_2_root_add_1_root_gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].
    active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/sub_287 |
r1307
          DW01_add
                         | width=10
                                     add_0_root_add_1_root_gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].
    active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/sub_287
          DW01_sub
                         | width=11
                                                      | sub_1_root_gen_operation_groups
    [0]. i_opgroup_block/gen_parallel_slices [0]. active_format.i_fmt_slice/gen_num_lanes [0].
    active_lane.lane_instance.i_fma/add_512
          DW01_inc
                        | width=12
r2029
                                                      | add_0_root_gen_operation_groups
    [0]. i_opgroup_block/gen_parallel_slices[0]. active_format.i_fmt_slice/gen_num_lanes[0].
    active_lane.lane_instance.i_fma/add_512
| r2749 | DW01_sub
                                                      | sub_1_root_gen_operation_groups
                        width=10
    [0].i-opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].
```

```
active_lane.lane_instance.i_fma/add_515 |
        DW01_inc | width=10
r2751
                                                   | add_0_root_gen_operation_groups
   [0]. i-opgroup_block/gen_parallel_slices[0]. active_format.i_fmt_slice/gen_num_lanes[0].
    active_lane.lane_instance.i_fma/add_515
   _____
Implementation Report
_____
                                     | Current
                    Module
                                     Implementation
                                                         | Implementation |
 gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/
   gen_num_lanes[0].active_lane.lane_instance.i_fma/sub_293
                   DW01_sub
                                | pparch (area, speed)
 add_1_root_gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.
   i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/add_368_2
                   DW01_add
                                    | pparch (area, speed)
 gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/
   gen_num_lanes[0].active_lane.lane_instance.i_fma/mult_325
                    DW02_mult
                                     | pparch (area, speed) | pparch
                                      | mult_arch: benc_radix4
 gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/
   gen_num_lanes[0].active_lane.lane_instance.i_fma/add_542 |
                    DW01_inc
                                     | pparch (area, speed)
 add\_0\_root\_gen\_operation\_groups\ [0].\ i\_opgroup\_block/gen\_parallel\_slices\ [0].\ active\_format.
    i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/add_515 |
                   DW01_inc
                                    pparch (speed)
                                                        sub_1_root_gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.
    i\_fmt\_slice/gen\_num\_lanes\ [0].\ active\_lane\ .\ lane\_instance\ .\ i\_fma/add\_515\ \ |
                   DW01_sub
                                    | pparch (speed)
 gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/
   gen_num_lanes[0]. active_lane.lane_instance.i_fma/i_fpnew_rounding/add_63
                   DW01 add
                                    | pparch (area, speed)
 add_1_root_add_1_root_gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].
    active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/sub_287
                   DW01_add
                                     pparch (area, speed)
 gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/
    gen_num_lanes[0].active_lane.lane_instance.i_fma/sub_372
                   DW01_sub
                                | pparch (speed)
```

\_\_\_\_\_\_

# 1.3.11 Reports for R8-MBE architecture multiplier

### Report timing

Information: Updating design information... (UID-85)
Warning: Design 'fpnew\_top' contains 2 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
Warning: There are infeasible paths detected in your design that were ignored during optimization. Please run 'report\_timing -attributes' and/or 'create\_qor\_snapshot/query\_qor\_snapshot -infeasible\_paths' to identify these paths. (OPT-1721)

\*\*\*\*\*\*\*\*\*\*\*\*\*

Report : timing
-path full
-delay max
-max\_paths 1
Design : fpnew\_top

Version: S-2021.06-SP4
Date : Wed Dec 14 12:54:23 2022

\*\*\*\*\*\*\*\*\*\*\*\*

# A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: typical Library: NangateOpenCellLibrary

Wire Load Model Mode: top

Startpoint: MY\_CLK\_r\_REG1043\_S1

(rising edge-triggered flip-flop clocked by MY\_CLK)

Endpoint: MY\_CLK\_r\_REG738\_S2

 $(\ rising \ \ edge-triggered \ \ flip-flop \ \ clocked \ \ by \ MY\_CLK)$ 

Path **Group**: MY\_CLK Path **Type**: max

Des/Clust/Port	Wire Load Model	Library			
fpnew_top	5 K_hvratio_1_1	NangateO	NangateOpenCellLibrary		
Point		Incr	Path		
clock MY_CLK (rise	edge)	0.00	0.00		
clock network dela	y (ideal)	0.00	0.00		
MY_CLK_r_REG1043_S	1/CK (DFFR_X1)	0.00 #	0.00 r		
MY_CLK_r_REG1043_S	1/Q (DFFR_X1)	0.11	0.11 r		
U5903/Z (MUX2_X1)		0.08	0.19 f		
U5904/ZN (AOI21_X1	)	0.05	0.24 r		
U3806/ZN (AND4_X2)		0.06	0.31 r		
U5906/ZN (INV <sub>-</sub> X1)		0.02	0.33 f		
U5915/ZN (AND2_X1)		0.04	0.37 f		
U6216/ZN (NOR2_X1)		0.04	0.41 r		
U6217/ZN (XNOR2_X1	.)	0.06	0.47 r		
U6362/S (FA_X1)		0.12	0.59 f		
U4774/ZN (OR2_X1)		0.06	0.65 f		
U6373/ZN (AND2_X1)		0.04	0.69 f		
U6374/ZN (XNOR2_X1	.)	0.06	0.75 f		
U9970/ZN (OR2_X1)		0.06	0.80 f		
U6451/ZN (NAND2_X1		0.03	0.83 r		
U6452/ZN (XNOR2_X1	)	0.07	0.90 r		
U10524/ZN (NOR2_X1	)	0.03	0.93 f		
U6561/ZN (NOR2_X1)		0.05	0.98 r		
U6666/ZN (NAND2_X1		0.03	1.01 f		
U7160/ZN (OAI21_X1	)	0.05	1.05 r		
U8365/ZN (INV <sub>-</sub> X1)		0.04	1.09 f		

U8495/ZN (OAI21_X1)	0.04	1.13 r
MY_CLK_r_REG738_S2/D (DFFR_X2)	0.01	1.14 r
data arrival time		1.14
clock MY_CLK (rise edge)	0.10	0.10
clock network delay (ideal)	0.00	0.10
clock uncertainty	-0.01	0.09
MY_CLK_r_REG738_S2/CK (DFFR_X2)	0.00	0.09 r
library setup time	-0.03	0.06
data required time		0.06
data required time		0.06
data arrival time		-1.14
slack (VIOLATED)		-1.08

## Report area

Total area:

\*\*\*\*\*\*\*\*\*\*\*\* Report : area Design : fpnew\_top  $Version:\ S{=}2021.06{-}SP4$ Date : Wed Dec 14 12:54:23 2022 \*\*\*\*\*\*\*\*\*\*\*\*\* Library(s) Used: NangateOpenCellLibrary (File: /eda/dk/nangate45/synopsys/  $NangateOpenCellLibrary\_typical\_ecsm\_nowlm.db)$ Number of ports: Number of nets: 10639 Number of cells: 10208 Number of combinational cells: 9068 1139 Number of sequential cells: Number of macros/black boxes: 0 Number of buf/inv: 1461 Number of references: 52 Combinational area: 9854.767963 Buf/Inv area: 826.994006 Noncombinational area: 6073.312193Macro/Black Box area: 0.000000 Net Interconnect area: undefined (Wire load has zero net area) Total cell area: 15928.080156

undefined

### Report resources

\*\*\*\*\*\*\*\*\*\*\*\*

```
Report : resources
Design : fpnew_top
Version: S-2021.06-SP4
Date : Wed Dec 14 12:54:23 2022
*************
Resource Report for this hierarchy in file .../src/fpnew_top.sv
______
                          | Parameters | Contained Operations
______
\int gt_x_43
              DW_cmp
                         | width=10 | gen_operation_groups[0].i_opgroup_block/
   gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.
   lane_instance.i_fma/gt_295 (fpnew_fma_R8B_MBE.sv:295) |
                            | width=10 | gen_operation_groups[0].i_opgroup_block/
           DW_cmp
    gen_parallel_slices[0]. active_format.i_fmt_slice/gen_num_lanes[0]. active_lane.
   lane_instance.i_fma/lte_302 (fpnew_fma_R8B_MBE.sv:302) |
1 te_x_48
           | DW_cmp
                             | width=10 | gen_operation_groups[0].i_opgroup_block/
   gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.
   lane_instance.i_fma/lte_305 (fpnew_fma_R8B_MBE.sv:305) |
ashr_51 DW_rightsh
                             | A_width=100 | gen_operation_groups[0].i_opgroup_block/
   gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.
   lane_instance.i_fma/srl_350 (fpnew_fma_R8B_MBE.sv:350) |
SH_width=7
               | DW_cmp
lte_x_58
                              | width=10 | gen_operation_groups[0].i_opgroup_block/
    gen_parallel_slices [0]. active_format.i_fmt_slice/gen_num_lanes [0]. active_lane.
    lane_instance.i_fma/lte_511 (fpnew_fma_R8B_MBE.sv:511) |
              DW_cmp
                              | width=10 | gen_operation_groups[0].i_opgroup_block/
    gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.
   lane_instance.i_fma/lte_511_2 (fpnew_fma_R8B_MBE.sv:511)
              DW_leftsh
                            | A_width=77 | gen_operation_groups[0].i_opgroup_block/
   gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.
    lane_instance.i_fma/sll_531 (fpnew_fma_R8B_MBE.sv:531)
 SH_width=7 |
                              | width=10 | gen_operation_groups[0].i_opgroup_block/
 gt_x_65
               DW_cmp
    gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.
   lane_instance.i_fma/gt_548 (fpnew_fma_R8B_MBE.sv:548)
             DW_cmp
                            | width=10 | gen_operation_groups[0].i_opgroup_block/
    gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.
   lane_instance.i_fma/gte_577 (fpnew_fma_R8B_MBE.sv:577)
              DW01_add
                              | width=26 | gen_operation_groups[0].i_opgroup_block/
    gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.
   lane_instance.i_fma/MUL/PPG/add_11 (ppg.sv:11)
               DW01_add
                             | width=48 | gen_operation_groups[0].i_opgroup_block/
    gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.
   lane_instance.i_fma/MUL/au/add_199 (au.sv:199) |
| add_x_137
             DW01_add
                            | width=31 | gen_operation_groups[0].i_opgroup_block/
    gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.
   lane_instance.i_fma/i_fpnew_rounding/add_63 (fpnew_rounding.sv:63) |
              DW_cmp
                              width=2
                                        | i_arbiter/lte_209_G4 (rr_arb_tree.sv:209)
lte_x_155
 DP_OP_312J1_122_9228
               | DP_OP_312J1_122_9228 |
 DP_OP_313J1_123_2996
               | DP_OP_313J1_123_2996 |
 DP_OP_314J1_124_1851
               | DP_OP_314J1_124_1851 |
 DP_OP_315J1_125_1241
               DP_OP_315J1_125_1241
```

```
DP_OP_51_134_568
            | DP_OP_51_134_568 |
 DP_OP_52_135_9767
            | DP_OP_52_135_9767 |
 DP_OP_308_136_3574
            | DP_OP_308_136_3574 |
 DP_OP_309_137_3574
            | DP_OP_309_137_3574 |
______
Datapath Report for DP_OP_312J1_122_9228
```

| Contained Operations \_\_\_\_\_\_

DP\_OP\_312J1\_122\_9228 | gen\_operation\_groups[0].i\_opgroup\_block/gen\_parallel\_slices[0]. active\_format.i\_fmt\_slice/gen\_num\_lanes[0].active\_lane.lane\_instance.i\_fma/add\_287 ( fpnew\_fma\_R8B\_MBE.sv:287)

gen\_operation\_groups[0].i\_opgroup\_block/gen\_parallel\_slices[0].active\_format.i\_fmt\_slice/ gen\_num\_lanes[0].active\_lane.lane\_instance.i\_fma/add\_287\_2 (fpnew\_fma\_R8B\_MBE.sv:287) gen\_operation\_groups[0].i\_opgroup\_block/gen\_parallel\_slices[0].active\_format.i\_fmt\_slice/ gen\_num\_lanes[0].active\_lane.lane\_instance.i\_fma/add\_287\_3 (fpnew\_fma\_R8B\_MBE.sv:287) | gen\_operation\_groups[0].i\_opgroup\_block/gen\_parallel\_slices[0].active\_format.i\_fmt\_slice/ gen\_num\_lanes[0].active\_lane.lane\_instance.i\_fma/sub\_287 (fpnew\_fma\_R8B\_MBE.sv:287) |

\_\_\_\_\_\_

	Data
===========	
I1   PI	Unsigned   8
I2   PI	Unsigned 1
I3   PI	Unsigned   8
I4   PI	Unsigned   1
O1   PO	Signed   10   I1 + I2 + I3 + I4 - \$unsigned(7'b11111111) (
fpnew_fma_R8	B_MBE.sv:287)

# Datapath Report for DP\_OP\_313J1\_123\_2996

\_\_\_\_\_\_ | Contained Operations \_\_\_\_\_\_

DP\_OP\_313J1\_123\_2996 | gen\_operation\_groups[0].i\_opgroup\_block/gen\_parallel\_slices[0]. active\_format.i\_fmt\_slice/gen\_num\_lanes[0].active\_lane.lane\_instance.i\_fma/add\_285 ( fpnew\_fma\_R8B\_MBE.sv:285)

gen\_operation\_groups[0].i\_opgroup\_block/gen\_parallel\_slices[0].active\_format.i\_fmt\_slice/ gen\_num\_lanes[0].active\_lane.lane\_instance.i\_fma/sub\_293 (fpnew\_fma\_R8B\_MBE.sv:293) | gen\_operation\_groups[0].i-opgroup\_block/gen\_parallel\_slices[0].active\_format.i\_fmt\_slice/ gen\_num\_lanes[0].active\_lane.lane\_instance.i\_fma/sub\_306 (fpnew\_fma\_R8B\_MBE.sv:306) |

=====				=======================================
		Data		
Var	Type	Class	Width	Expression
=====				
I1	PI	Unsigned	8	
12	PI	Unsigned	1	
13	PI	Signed	10	
T160	)   IFO	Signed	7	O2[6:0]
O1	PO	Unsigned	10	I1 + I2 (fpnew_fma_R8B_MBE.sv:285)
O2	PO	Signed	10	O1 - I3 (fpnew_fma_R8B_MBE.sv:293)
O3	PO	Signed	7	\$\ \ \\$\ \unsigned(5'\text{b11011}) - \ \text{T160} \ \( \text{fpnew_fma_R8B_MBE.sv:306} \)

```
Datapath Report for DP_OP_314J1_124_1851
______
         Contained Operations
______
| \ DP\_OP\_314J1\_124\_1851 \ | \ gen\_operation\_groups \ [0]. \ i\_opgroup\_block / gen\_parallel\_slices \ [0].
  active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/add_369 (
  fpnew_fma_R8B_MBE.sv:369)
gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/
  gen_num_lanes[0].active_lane.lane_instance.i_fma/add_369_2 (fpnew_fma_R8B_MBE.sv:369)
 gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/
  gen_num_lanes[0].active_lane.lane_instance.i_fma/sub_373 (fpnew_fma_R8B_MBE.sv:373) |
______
     | Data
Var | Type | Class | Width | Expression
______
PI | Unsigned | 76
12
   PI Unsigned | 1
 T166 | IFO | Signed | 76 | O1[75:0]
O1 | PO | Unsigned | 77 | I1 + I2 + I3 (fpnew_fma_R8B_MBE.sv:369)
     PO
O2
         | Signed | 76 | $unsigned(1'b0) - T166 (fpnew_fma_R8B_MBE.sv:373) |
Datapath Report for DP_OP_315J1_125_1241
Cell Contained Operations
______
DP_OP_315J1_125_1241 | gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].
   active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/sub_513 (
  fpnew_fma_R8B_MBE.sv:513)
gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/
  gen_num_lanes[0].active_lane.lane_instance.i_fma/add_513 (fpnew_fma_R8B_MBE.sv:513) |
 gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/
  gen_num_lanes[0].active_lane.lane_instance.i_fma/sub_516 (fpnew_fma_R8B_MBE.sv:516) |
 gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/
  gen_num_lanes[0].active_lane.lane_instance.i_fma/add_516 (fpnew_fma_R8B_MBE.sv:516) |
 gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/
  gen_num_lanes[0].active_lane.lane_instance.i_fma/gte_513 (fpnew_fma_R8B_MBE.sv:513) |
______
_____
     Data |
    | Type | Class
                | Width | Expression
_____
| I1
     PI Unsigned | 6
| -I1 + $unsigned(1'b1) ( fpnew_fma_R8B_MBE.sv:513
  fpnew_fma_R8B_MBE.sv:516 ) |
 O2
______
Datapath Report for DP_OP_51_134_568
______
Cell Contained Operations
______
DP_OP_51_134_568 | gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].
```

active\_format.i\_fmt\_slice/gen\_num\_lanes[0].active\_lane.lane\_instance.i\_fma/add\_515 (

```
fpnew_fma_R8B_MBE.sv:515)
______
  | Data
| Var | Type | Class | Width | Expression
______
Datapath Report for DP_OP_52_135_9767
_____
    | Contained Operations
______
DP_OP_52_135_9767 | gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].
 active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/add_520 (
 fpnew_fma_R8B_MBE.sv:520)
______
______
| Data |
| Var | Type | Class | Width | Expression
______
_____
Datapath Report for DP_OP_308_136_3574
______
| Cell | Contained Operations
DP_OP_308_136_3574 | gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].
 active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/add_543 (
 fpnew_fma_R8B_MBE.sv:543)
_____
O1 | PO | Unsigned | 10 | I1 + $unsigned(1'b1) (fpnew_fma_R8B_MBE.sv:543) |
_____
Datapath Report for DP_OP_309_137_3574
_____
| Cell | Contained Operations
______
DP_OP_309_137_3574 | gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].
 fpnew_fma_R8B_MBE.sv:550)
| Data |
| Var | Type | Class | Width | Expression
______
```

\_\_\_\_\_

### Datapath Extraction Report

Information: Operator associated with resources 'gen\_operation\_groups[0].i-opgroup\_block/gen\_parallel\_slices[0].active\_format.i\_fmt\_slice/gen\_num\_lanes[0].active\_lane.
lane\_instance.i\_fma/gt\_295 (fpnew\_fma\_R8B\_MBE.sv:295)' in design 'fpnew\_top' breaks the datapath extraction because there is leakage due to truncation on the fanout of its driver 'gen\_operation\_groups[0].i-opgroup\_block/gen\_parallel\_slices[0].active\_format.
i\_fmt\_slice/gen\_num\_lanes[0].active\_lane.lane\_instance.i\_fma/sub\_293 (fpnew\_fma\_R8B\_MBE.sv:293)'. (HDL-120)

Information: Operator associated with resources 'gen\_operation\_groups[0].i-opgroup\_block/
gen\_parallel\_slices[0].active\_format.i\_fmt\_slice/gen\_num\_lanes[0].active\_lane.
lane\_instance.i\_fma/add\_369 (fpnew\_fma\_R8B\_MBE.sv:369) gen\_operation\_groups[0].
i-opgroup\_block/gen\_parallel\_slices[0].active\_format.i\_fmt\_slice/gen\_num\_lanes[0].
active\_lane.lane\_instance.i\_fma/add\_369\_2 (fpnew\_fma\_R8B\_MBE.sv:369)' in design '
fpnew\_top' breaks the datapath extraction because there is leakage due to truncation on
the fanout of its driver 'gen\_operation\_groups[0].i-opgroup\_block/gen\_parallel\_slices
[0].active\_format.i\_fmt\_slice/gen\_num\_lanes[0].active\_lane.lane\_instance.i\_fma/MUL/au/
add\_199 (au.sv:199)'. (HDL-120)

Information: Operator associated with resources 'gen\_operation\_groups[0].i\_opgroup\_block/
gen\_parallel\_slices[0].active\_format.i\_fmt\_slice/gen\_num\_lanes[0].active\_lane.
lane\_instance.i\_fma/sub\_516 (fpnew\_fma\_R8B\_MBE.sv:516) gen\_operation\_groups[0].
i\_opgroup\_block/gen\_parallel\_slices[0].active\_format.i\_fmt\_slice/gen\_num\_lanes[0].
active\_lane.lane\_instance.i\_fma/add\_516 (fpnew\_fma\_R8B\_MBE.sv:516)' in design'
fpnew\_top' breaks the datapath extraction because there is leakage due to truncation on
its fanout to operator of resources 'gen\_operation\_groups[0].i\_opgroup\_block/
gen\_parallel\_slices[0].active\_format.i\_fmt\_slice/gen\_num\_lanes[0].active\_lane.
lane\_instance.i\_fma/C3223 (fpnew\_fma\_R8B\_MBE.sv:513)'. (HDL-120)

#### Implementation Report

	======================================	   Current	Set
Cell	Module	Implementation	Implementation
	==============	=============	
$gt_x_43$	DW_cmp	apparch (area)	
1te_x_47	DW_cmp	apparch (area)	
lte_x_48	DW_cmp	apparch (area)	
ashr_51	DW_rightsh	astr (area)	
lte_x_58	DW_cmp	apparch (area)	
lte_x_59	DW_cmp	apparch (area)	
ash_64	DW_leftsh	astr (area)	
gt_x_65	DW_cmp	apparch (area)	
gte_x_69	DW_cmp	apparch (area)	
add_x_80	DW01_add	pparch (area, speed)	
add_x_105	DW01_add	pparch (area, speed)	
add_x_137	DW01_add	pparch (area, speed)	
lte_x_155	DW_cmp	apparch (area)	
DP_OP_312J1_122_922	8		
	DP_OP_312J1_122_92	228   str (area, speed)	)
DP_OP_313J1_123_299	6		
	DP_OP_313J1_123_29	996   str (area, speed)	)
DP_OP_314J1_124_185	1		
	DP_OP_314J1_124_18	351   str (area, speed)	)
DP_OP_315J1_125_124	1		
	DP_OP_315J1_125_12	241   str (area, speed)	)
DP_OP_51_134_568	DP_OP_51_134_568	str (area, speed)	
DP_OP_52_135_9767	DP_OP_52_135_9767	str (area)	
DP_OP_308_136_3574	DP_OP_308_136_3574	4   str (area, speed)	ĺ
DP_OP_309_137_3574	DP_OP_309_137_3574	4   str (area, speed)	İ
DP_OP_309_137_3574	DP_OP_309_137_3574	4   str (area, speed)	