### **Instruction Level Parallelism**

E. Sanchez

Politecnico di Torino Dipartimento di Automatica e Informatica

# INSTRUCTION-LEVEL PARALLELISM

Pipelines exploit the parallelism existing among instructions (*Instruction-Level Parallelism*, or ILP), which allows their execution in parallel.

The highest the amount of ILP that can be found and exploited, the better the performance of the pipeline.

### **Approaches**

There are two approaches to exploit ILP:

- *Dynamic*, depending on the hardware to locate parallelism
- Static, depending on the software (i.e., the compiler).

The two approaches can be partly combined.

### Dynamic approach

It dominates the desktop and server markets, but is also included in PMD, with products such as

- Intel Core Series
- ARM Cortex-A9
- Athlon
- MIPS R10000/12000
- Sun UltraSPARC III
- PowerPC 603, G3, G4
- Alpha 21264.

### Static approach

It can mainly be found in products for the embedded market. For example, the ARM Cortex-A8.


However, both the Intel IA-64 and Itanium use this approach.

### **Basic blocks**

The first kind of ILP is the one among instructions belonging to the same basic block.

A basic block is a sequence of instructions with

- No branches in, except to the entry
- No branches out, except at the exit.



### Rescheduling

Within a basic block, the compiler may reschedule instructions to optimize the code.

#### **Example**

Consider the following high-level code

```
a = b + c;
d = e - f;
```

Assume load instructions have a latency of one clock cycle.

### Example (I)

```
assembly code implementing the required
computation is
   LD Rb, b
   LD Rc, c
   ADD Ra, Rb, Rc
   SD Ra, Va
   LD Re, e
   LD Rf, f
   SUB Rd, Re, Rf
   SD Rd, Vd
```

### Example (I)

```
implementing the required
The
     assembly
                code
computation is
        Rb, b
    LD
        Rc),
    LD
    ADD(
        Ra,
            Rb, (Rc)
    SD
        Ra,
             Va
        Re, e
    LD
        Rf)
    LD
        Rd)
    SUB(
            Re, Rf
    SD
             Vd
```


# Example (I)

```
LD
    Rb, b
                IF ID EX MEM WB
                                                                            5
LD
    Rc, c
                             MEM WB
ADD
    Ra, Rb, Rc
                                 EX
                                     MEM WB
                       IF ID
                              st
    Ra, Va
SD
                          IF
                                  ID
                                     EX
                                         MEM WB
                              st
LD
    Re, e
                                  IF
                                      ID
                                         EX
                                             MEM WB
    Rf, f
LD
                                      IF
                                          ID
                                             EX
                                                 MEM WB
    Rd, Re, Rf
SUB
                                          IF
                                                     EX MEM WB
SD
    Rd, Vd
                                              IF
                                                 st
                                                     ID EX
                                                             MEM WB
```

14 clock cycles are required.

# **Example (II)**


#### The optimally scheduled code is



No load stalls are required.

# Example (II)

#### The optimally scheduled code is



No load stalls are required.

# **Example (II)**

```
LD
    Rb, b
               IF ID EX MEM WB
LD
    Rc, c
                            MEM WB
    Re, e
LD
                            EX
                                MEM WB
                      IF ID
ADD Ra, Rb, Rc
                         IF
                                EX
                            ID
                                    MEM WB
    Rf, f
LD
                            IF
                                ID
                                    EX
                                       MEM WB
SD
    Ra, Va
                                IF
                                    ID
                                        EX
                                           MEM WB
SUB Rd, Re, Rf
                                               MEM WB
                                    IF
                                        ID
                                           EX
SD
    Rd, Vd
                                        IF
                                            ID
                                               EX MEM WB
```

#### 12 clock cycles are required.

### Rescheduling – ex1

```
for (i = 0; i < 100; i++) {
    v5[i] = ((v1[i]/v2[i]) + v3[i]);
    v6[i] = ((v3[i]/v4[i]) + v1[i]*v2[i]);
}</pre>
```

	.data																																							
V1:	.double "100 values"																												$\Box$					П		П	П	П	Т	Т
V2:	.double "100 values"																																							
V3:	.double "100 values"																																		П					Т
V4:	.double "100 values"																																							
V5:	.double "100 values"																П						$\neg$	$\neg$				$\neg$		$\neg$				П	П	П	П	П	Т	Т
V6:	.double "100 values"																																							
	.text																																						П	
main:	daddui r1,r0,0	F	D	Е	M	W																																		
	daddui r2,r0,100		F				W																					$\neg$	$\Box$								П		Т	Т
loop:	l.d f1,v1(r1)			F	D	Е	M	W																																
	l.d f2,v2(r1)				F	D	Е	M	W																											П	Т	П	Т	Т
	div.d f5,f1,f2					F	D	S	d	d	d	d	d	d	d	d	M	I W																						
	l.d f3, v3(r1)						F	S	D		M	W																									Т		Т	Т
	add.d f5, f5,f3								F	D	S	S	S	S	S	S	A	. A	M	W																				
	l.d f4, v4(r1)									F	S	S	S	S	S	S	D	E	s	M	W							$\Box$									П		Т	Т
	div.d f6,f3,f4																F		S	S	d			d	d	d	d	d	M	W										T
	mul.d f1,f1,f2																	F	S	S	D		X	X	X	X	X	X	s	M	W						П		Т	Т
	add.d f6,f6,f1																				F	D				S	S	S			M	W								
	s.d f5,v5(r1)																					F	S	S	S	S	S	S	D	Е	s	M	W	/			П		Т	Т
	s.d f6,v6(r1)																												F	D	S			I W	/					
	daddui r1,r1,8																													F	S				1 W					I
	daddi r2,r2,-1																															F	D	E	M					
	bnez r2,loop																																F	D	S	Е	N	1 W	V -	I
	halt																																	F	S					
	Total																																							

### ILP in basic blocks

For typical MIPS program the typical size of a basic block is between 4 and 7 instructions.

Since these instructions are likely to be dependent one from the other, the amount of parallelism existing within a basic block is normally rather small.

To further increase the available parallelism, the parallelism among iterations of a loop is considered.

### Loop-level parallelism

#### **Example**

```
for (i=0; i<1000; i++)
x[i] = x[i]+ y[i];
```

Any iteration of the loop is independent on the others, so that they can be overlapped.

There are two ways for exploiting the loop-level parallelism:

- loop unrolling (either static or dynamic)
- SIMD.

### Loop unrolling

It is a technique that unrolls the loops, by explicitly replicating the loop body multiple times.

### Loop unrolling

It is a technique that unrolls the loops, by explicitly replicating the loop body multiple times.

body

body

If the iteration body corresponds to a basic block, after loop unrolling it is wider.

### Advantages

#### In this way

- the relative overhead due to the control of iteration is reduced
- the loop body is made wider, thus increasing the chance for the compiler to exploit rescheduling to eliminate stalls.

### Disadvantages

Loop unrolling increases the size of the code.

### SIMD

Single instruction stream, multiple data streams (SIMD) may be exploited in

- Vector processors
  - A vector instruction operates on a set of data, instead of on a scalar data (as a normal instruction)
- Graphics Processing Units (GPUs)
   Different functional units perform similar tasks in
  - parallel acting on multiple data.

Let consider the following code fragment to be executed in a vector computer:

```
for ( i=0; i<1000, i++)

x[i] = x[i] + y[i];
```

This could be transformed in the following sequence of vector instructions:

- Load vector x from memory
- Load vector y from memory
- Add the two vectors
- Store the resulting vector.

### **DEPENDENCIES**

If two instructions are not dependent, they can be executed in parallel without any stall.

If they are dependent, they have to be executed in order (although partly overlapped).

Therefore, exploiting the parallelism among instructions requires identifying *dependencies* existing among them.

There are three kinds of dependencies:

- data dependencies
- name dependencies
- control dependencies.

### Data dependencies

An instruction *i* is data dependent on instruction *j* if either of the following conditions holds:

- instruction i produces a result that is used by instruction j, or
- instruction *j* is data dependent on instruction *k*, and instruction *k* is data dependent on instruction *i*.

#### **Example**

```
Loop: L.D F0, 0(R1)
ADD.D F4, F0, F2
S.D F4, 0(R1)
```

### Data dependencies

An instruction *i* is data dependent or either of the following conditions holds:

- instruction *i* produces a result instruction *j*, or
- instruction j is data dependent or instruction k is data dependent

First dependence

#### **Example**

### Data dependencies

An instruction *i* is data dependent or either of the following conditions holds:

- instruction *i* produces a result instruction *j*, or
- instruction j is data dependent or instruction k is data dependent

**Second dependence** 

#### **Example**

Loop: L.D F0, 0 (1)
ADD.D F4, F0, F2
S.D F4, 0 (R1)

### Dependencies and hazards

**Dependencies** are properties of the program.

Hazards are properties of the pipeline organization.

Stalls depend on the program and the pipeline: a dependency can cause a hazard or not, and the hazard can cause a stall or not (e.g., forwarding can avoid the stall).

#### **Dependencies**

- create the possibility for a hazard
- determine the order in which results must be calculated
- set an upper bound on the amount of parallelism that can be exploited.

### Memory dependencies

Detecting dependencies involving registers is easy.

Detecting dependencies involving memory cells is much more difficult, because accesses to the same cell can look very different.

100(r4) and 20(r6) may be identical memory addresses

If static techniques are used, the compiler must adopt a conservative approach, assuming that any load instruction refers to the same cell of the previous store.

Dependencies involving memory cells can only be detected at <u>run time</u>, when the addresses are known.

### Name dependencies

A name dependency occurs when two instructions refer to the same register or memory location (*name*) but there is no flow of data associated to the name.

There are two kinds of name dependencies between an instruction *i* and an instruction *j* that follows:

- Antidependence (WAR): instruction j writes a register or memory location that instruction i reads, and instruction i is executed first.
- output dependence (WAW): both instruction i and instruction j write the same register or memory location.

```
L.D F0, O(R1)
Loop:
       ADD.D F4, F0, F2
       S.D \mathbf{F4}, \mathbf{0} (R1)
       L.D F0, -8(R1)
       ADD.D F4, F0, F2
       S.D F4, -8(R1)
       L.D F0, -16(R1)
       ...
```

Antidependence

```
Loop: L.D F0, 0(R1)
```

ADD.D 
$$\mathbf{F4}$$
,  $(\mathbf{F0})$ ,  $\mathbf{F2}$ 

S.D 
$$\mathbf{F4}$$
,  $\mathbf{0}$  (R1)

L.D 
$$(F0, -8(R1))$$

S.D 
$$\mathbf{F4}$$
,  $-8(\mathbf{R1})$ 

L.D 
$$F0, -16(R1)$$

• • •

**Output dependence** 

```
Loop: L.D (F0, 0(R1)
```

ADD.D 
$$\mathbf{F4}$$
,  $\mathbf{F2}$ 

S.D 
$$\mathbf{F4}$$
,  $0(\mathbf{R1})$ 

L.D 
$$(F0, -8(R1))$$

$$S.D F4, -8(R1)$$

L.D 
$$F0, -16(R1)$$

•••

### Register renaming

Name dependencies do not prevent from reordering involved instructions, provided that we change the register used by one of the two instructions.

This operation can be performed

- Statically, i.e., by the compiler
- Dynamically, i.e., by the processor.

A similar method (although more difficult to implement) can be followed for name dependencies involving Memory locations.

DIV.D F0, F2, F4

ADD.D F6, F0, F8

S.D **F6**, 0(R1)

SUB.D (F8,)F10, FX

MUL.D F6, F10, F8

- Antidependence
- Could lead to a hazard

DIV.D F0, F2, F4

ADD.D F6, F0, F8

S.D F6, 0(R1)

SUB.D T, F10, F14

MUL.D F6, F10, T

Using a temporary register T eliminates the antidependence

DIV.D **EQ**, F2, F4

ADD.D (F6,)F0, F8

S.D F6, 0(R1)

SUB.D F8, F10, F14

MUL.D (F6,)F10, F8

- Output dependence
- Could lead to a hazard

## **Example**

DIV.D F0, F2, F4

**ADD.D S**, **F0**, **F8** 

S.D S, 0(R1)

SUB.D F8, F19, F14

MUL.D F6, F10, F8

Using a temporary register S eliminates the output dependence

# Static register renaming

Some compilers perform register renaming to reduce the number of hazards (i.e., stalls).

Note that detecting all name dependencies requires carefully analyzing the code, taking also into account the effects of branches.

# Hazards and data dependencies

Each time an operand involved in a dependency is accessed in a different order than the original one, there could be a hazard.

This means that the program output may become wrong. Data hazards can be classified in three categories:

- RAW (Read After Write)
- WAW (Write After Write)
- WAR (Write After Read).

## **Data Hazard Classification**

Consider an instruction *i* followed by an instruction *j*.

- RAW (Read After Write): j tries to read a source before i writes it
- WAW (Write After Write): j tries to write a destination before it is written by i
- WAR (Write After Read): j tries to write a destination before it is read by i.

RAR never corresponds to a hazard.

### **RAW** hazards

They are the most common.

They correspond to a true data dependence.

#### **Example**

```
DADD R1, R2, R3
```

DSUB R4, R5, R1

## **WAW hazards**

They stem from output dependences.

They are possible if

- instructions may write in more than one stage, or
- an instruction can proceed even if a previous instruction is stalled or processed by a stage for more than one clock cycle.

#### **Example**

Suppose that load/store instructions require three memory cycles. The following situation causes a WAW hazard:

```
LW R1, 0(R2) IF ID EX MEM1 MEM2 MEM3 <u>WB</u>
DADD R1, R2, R3 IF ID EX MEM <u>WB</u>
```

## WAR hazards

They stem from antidependence.

They are possible if there are instructions that write early in the pipeline, and others that read operands late.

The former case happen when implementing complex addressing modes, e.g., the autoincrement/autodecrement ones.

WAR hazards are quite rare.

### **RAW - WAR - WAW**

```
RAW
   DIV.D <u>R4</u>, R3, R2
   DADDUI R5, <u>R4</u>, R1
WAR
   DADDUI R5, <u>R6</u>, R7
   SUB <u>R6</u>, R9, R10
WAW
   DADDUI <u>R4</u>, R5, R6
   MUL <u>R4</u>, R7, R9
```

# **Control dependencies**

A control dependency occurs when an instruction depends on a branch.

#### **Example**

```
if p1 {
          S1;
};
if p2 {
          S2;
};
S1 is control dependent on p1, and S2 is control dependent on p2.
```

# Constraints from control dependencies

- An instruction that is control dependent on a branch cannot be moved <u>before</u> the branch (so that its execution is no more controlled by the branch).
- An instruction that is not control dependent on a branch cannot be moved <u>after</u> the branch (so that its execution become dependent on the branch).

# Control dependence and program correctness

Preserving control dependencies is a sufficient condition for preserving the program correctness.

But there are cases in which the reverse is not true.

The critical properties for program correctness are

- exception behavior
- data flow.

## **Exception behavior**

Any change in the order of instruction execution must not change how exceptions are raised in the program.

#### **Example**

```
DADDU R2, R3, R4
BEQZ R2, L1
LD R1, 0(R2)
```

L1: ...

The LD instruction can cause an exception.

Therefore, moving the load instruction before the BEQZ is not allowed, because an exception caused by the load can then happen no matter whether the branch is taken or not.

## **Data flow**

Data flow is the actual flow of data among instructions that produce results and consume them. <u>Data flow must be preserved.</u>

```
      Example

      DADDU
      R1, R2, R3

      BEQZ
      R4, LOOP

      DSUBU
      R1, R5, R6

      LOOP:
      ...

      OR
      R7, R1 R8
```

The value of R1 used by the OR instruction must be that produced by the DADDU if the branch is taken, or that produced by the DSUBU if it is not taken.

## **Example**

There are cases in which it is possible to violate the control dependence without affecting the exception behavior or the data flow.

#### **Example**

```
DADDU R1, R2, R3
BEQZ R12, L
DSUBU R4, R5, R6
DADDU R5, R4, R9
L: OR R7, R8, R9
```

Let assume that R4 is not used any more after L.

## **Exam**

There are cases in which it is control dependence without behavior or the data flow.

#### **Example**

L: OR

DADDU R1, R2, R3
BEQZ R12, L
DSUBU R4, R5, R6
DADDU R5, R4, R9

The DSUBU instruction <u>can</u> be moved before the BEQZ <u>instruction</u>, since

- the DSUBU instruction cannot generate exceptions
- the program results are not changed anyway.

By doing this, the compiler speculates, i.e., bets on the branch not to be taken.

Let assume that R4 is not used any more after L.

R7, R8, R9