

TECNICAS DIGITALES III

Agenda

- -Process.
- -Maquina de estados.
- -Depuración de programas en VHDL utilizando archivos de disco.

```
-- Usage of Asynchronous resets may negatively impact FPGA resources
-- and timing. In general faster and smaller FPGA designs will
-- result from not using Asynchronous Resets. Please refer to
-- the Synthesis and Simulation Design Guide for more information.
process (<clock>,<async reset>)
begin
   if <async reset> = 'l' then
      <statements>:
   elsif (<clock>'event and <clock> = 'l') then
      if <sync reset> = 'l' then
         <statements>:
      else
         <statements>:
      end if:
   end if:
end process;
```

```
-- Usage of Asynchronous resets may negatively impact FPGA resources
-- and timing. In general faster and smaller FPGA designs will
-- result from not using Asynchronous Resets. Please refer to
-- the Synthesis and Simulation Design Guide for more information.
process (<clock>, <async reset>)
begin
   if <async reset> = '0' then
      <statements>:
   elsif (<clock>'event and <clock> = 'l') then
      if <sync reset> = '0' then
         <statements>:
      else
         <statements>:
      end if:
   end if:
end process;
```

```
-- Usage of Asynchronous resets may negatively impact FPGA resources
-- and timing. In general faster and smaller FPGA designs will
-- result from not using Asynchronous Resets. Please refer to
-- the Synthesis and Simulation Design Guide for more information.

process (<clock>,<reset>)

begin
    if <reset> = 'l' then
        <statements>;
    elsif (<clock>'event and <clock> = 'l') then
        <statements>;
    end if;
end process;
```

```
-- Usage of Asynchronous resets may negatively impact FPGA resources
-- and timing. In general faster and smaller FPGA designs will
-- result from not using Asynchronous Resets. Please refer to
-- the Synthesis and Simulation Design Guide for more information.
process (<clock>,<reset>)
begin
   if <reset> = 'l' then
        <statements>;
   elsif (<clock>'event and <clock> = 'l') then
        if <clock_enable> = 'l' then
        <statements>;
   end if;
   end if;
end process;
```

If...then

case...when

```
case (<3-bit select>) is
  when "000" =>
     <statement>;
  when "001" =>
     <statement>;
  when "010" =>
     <statement>:
  when "011" =>
     <statement>:
  when "100" =>
     <statement>;
  when "101" =>
     <statement>;
  when "110" =>
     <statement>;
  when "1111" =>
     <statement>;
  when others =>
     <statement>;
end case:
```

case...when

```
case (<3-bit select>) is
  when "000" =>
      <statement>;
  when "001" =>
      <statement>;
  when "010" =>
     <statement>;
  when "011" =>
      <statement>:
  when "100" =>
      <statement>;
  when "101" =>
      <statement>;
  when "110" =>
     <statement>;
  when "1111" =>
     <statement>;
  when others =>
      <statement>;
end case:
```

Diagrama General








Diagrama de estados







Moore y Mealy





VHDI





VHDL

```
±- MABEL
⊕ @UCF
±- Werilog
- SVHDL
   🖫 🦲 Common Constructs
   ± . Device Primitive Instantiation
   + Simulation Constructs
   🚊 🚭 Synthesis Constructs
      🛓 🛅 Assertions & Functions
      + Attributes
      🚊 🚭 Coding Examples
          🖮 🦳 Arithmetic
            Basic Gates
          🛨 - 🧰 Counters
          + Decoders
          Encoders
          🗓 🥘 Flip Flops
          庄 🧰 Logical Shifters
          + Misc
          H- Multiplexers
          ±- @ BAM
          <u>.</u> • 🍋 ВОМ.
          🕁 🧰 Shift Registers
          - State Machines
               T Mealy State Machine
                Moore State Machine
          🗓 🦲 Tristate Buffers
      🛨 - 🧰 Conditional
      + Generate
      H- Ol oons
```

```
-- This is a sample state machine using enumerated types.
-- This will allow the synthesis tool to select the appropriate
-- encoding style and will make the code more readable.
--Insert the following in the architecture before the begin keyword
   --Use descriptive names for the states, like st1 reset, st2 search
  type state type is (st1 <name state>, st2 <name state>, ...);
   signal state, next state : state type;
   --Declare internal signals for all outputs of the state machine
   signal <output> i : std logic; -- example output signal
   --other outputs
-- Insert the following in the architecture after the begin keyword
  SYNC PROC: process (<clock>)
      if (<clock>'event and <clock> = '1') then
         if (<reset> = '1') then
            state <= st1 <name state>;
            <output> <= '0';
         else
            state <= next state;
            <output> <= <output> i;
         -- assign other outputs to internal signals
         end if;
      end if;
   end process;
   -- MEALY State Machine - Outputs based on state and inputs
   OUTPUT DECODE: process (state, <input1>, <input2>, ...)
  begin
      -- insert statements to decode internal output signals
      --below is simple example
      if (state = st3 <name> and <input1> = '1') then
         contrible i <= '1'.</pre>
```

Declaraciones

```
--Insert the following in the architecture before the begin keyword
--Use descriptive names for the states, like stl_reset, st2_search
type state_type is (stl_<name_state>, st2_<name_state>, ...);
signal state, next_state : state_type;
--Declare internal signals for all outputs of the state machine
signal <output>_i : std_logic; -- example output signal
--other outputs
```

Transición de estado

```
--Insert the following in the architecture after the begin keyword

SYNC_PROC: process (<clock>)

begin

if (<clock>'event and <clock> = '1') then

if (<reset> = '1') then

state <= st1_<name_state>;

<output> <= '0';

else

state <= next_state;

<output> <= <output>_i;

-- assign other outputs to internal signals

end if;
end if;
end process;
```

Lógica de salida

```
--MEALY State Machine - Outputs based on state and inputs
OUTPUT_DECODE: process (state, <input1>, <input2>, ...)
begin
    --insert statements to decode internal output signals
    --below is simple example
    if (state = st3_<name> and <input1> = '1') then
        <output>_i <= '1';
    else
        <output>_i <= '0';
    end if;
end process;</pre>
```

```
Lácias da tuansisián
```

```
NEXT STATE DECODE: process (state, <input1>, <input2>, ...)
begin
   --declare default state for next state to avoid latches
   next state <= state; --default is to stay in current state
   -- insert statements to decode next state
   --below is a simple example
   case (state) is
      when st1 <name> =>
         if \langle input 1 \rangle = |1| then
            next state <= st2 <name>;
         end if:
      when st2 <name> =>
         if <input 2> = '1' then
            next state <= st3 <name>;
         end if:
      when st3 <name> =>
         next state <= st1 <name>;
      when others =>
         next state <= st1 <name>;
   end case:
end process:
```

1. Una puerta se abre al activar un pulsador P. La apertura se produce hasta que alcanza el tope de apertura detectado por el sensor A. A partir de ese momento se produce el cierre de la puerta, hasta alcanzar el topo de cierre detectado por el sensor C, y en ese momento se produce la parada.

La puerta se controla por dos salidas, S1 Y S0 cuando S1=1 la puerta se abre, cuando S0=1 la puerta se cierra. Diseñar el autómata, dibujar el circuito, simularlo en CedarLogic y describirlo en Verilog con verificación.



TestBench

Archivo de entrada

```
| Concession del Duo (ADDITION DE PROPERTO DE PROPERTO DE CONTENTO DECENTO DE CONTENTO DECENTO DE CONTENTO DECENTO DECENTO DECENTO DECENTO DE CONTENTO DECENTO DECENTO
```

Archivo de salida

TestBench

Archivo de entrada

```
-- ! Simulacion del la entidad SPIUCFPGA.
ENTITY Test_SPIGCFFGA IS
END Test_SPIuCFPGA;
ARCHITECTURE behavior OF Test_SPIGCFPGA IS
    -- ! Component Declaration for the Unit Under Test (UUT)
   COMPONENT SPINOFPGA
   Port ( BURANT : in STD LOGIC:
                                          --! Concesion del uso del bus (aRSITRO->MAESTRO)
          MREADY : in STD LOGIC:
                                          --! Respuesta del procesamiento de datos (ESCLAVO->MAESTRO)
            HRESET : in STD LOGIC:
                                          --! Reinicio del sistema (BUS->AQESTRO)
                     : in STD LOGIC;
                                             -- / Reloj del sistema con fase 0 (BUS->MAESTRO)
          HRDATA : in STD LOGIC VECTOR (7 downto 0): --! Bus de lectura de datos (ESCLAVO->MAESTRO)
                                          --! Peticion del bus (MAESTRO->aRBITRO)
                     : out STD_LOGIC: --! Peticion privilegiada del bus (NAESTRO->aRBITRO)
             HWRITE : out STD LOGIC:
                                             --! Tipo de transferencia (1: Escritura | 0: Lectura) (MAESTRO->ESCLAVO)
          HIRANS : out STD LOGIC VECTOR (1 downto 0): --! Tipo de transferencia (MAESTRO->ESCLAVO, aRBITRO)
          NACOR
                     : out STD LOGIC VECTOR (2) downto 0); -- ! Bus de salida de direcciones (MAESTRO->BUS)
          HUDATA
                  : out STD_LOGIC_VECTOR (7 downto 0): --! Bus de salida de datos de escritura (MAESTRO->ESCLAVO)
                      : out STD LOGIC VECTOR (2 downto 0); --! Tamano del paquete a transferir (MASSIRO->ESCLAVO)
                  1 out STD LOGIC VECTOR (2 downto 0); --! Longitud de transferencia (MAESTRO->ESCLAVO)
                      : in STD_LOGIC: --! MOSI: Master Output Slave Input.
                      : in STD LOGIC: --! SSEL: Slave SELect.
            SCLM
                      : in STD LOGIC: --! SCLK: SPI CLock.
             MISO
                      : out STD LOGIC); --! MISO: Master Input Slave Output
   END COMPONENT:
```

Archivo de salida

TestBench

TXT

Descripción

UUT

TXT

TXT

Test Algoritmo

.m

.C

.py

TXT

Lectura de estímulos

```
--! COMPONENTES PARA MANEJO DE ARCHIVOS
 --! Entidad que escribe archivos.
COMPONENT FileWRITER
    Generic ( WriteFile: string := "Archivo.dat"; --! En el caso de que el archivo no este en la carpeta de trabajo: "C:\Carpeta/NombreAr
                InputWidth: integer := 8); --! Se carga el tamano del bus de entrada.
     Port ( NewData : in STD LOGIC; --! Indica que hay un nuevo dato para guardar.
                Input : in STD LOGIC VECTOR ((InputWidth-1) downto 0); --! Senal de entrada.
                FileON : in STD LOGIC); --! Senal que abre el archivo a escribir.
 END COMPONENT;
 --! Entidad que lee archivos.
COMPONENT FileREADER
    Generic ( ReadFile: string := "AddressFile.dat"; -- En el caso de que el archivo no este en la carpeta de trabajo: "C:\Carpeta/Nombr
                OutputWidth: integer := 8); --! Se carga el tamano del bus de salida.
     Port( NewData : in STD LOGIC; --! Indica que se quiere leer un nuevo dato desde el archivo.
            FileON : out STD LOGIC; --! Abre para leer el archivo.
            Output : out STD LOGIC VECTOR ((OutputWidth-1) downto 0)); --! Senal de salida.
 END COMPONENT:
```