



TECNICAS DIGITALES III

Agenda

- -Process.
- -Maquina de estados.
- -Depuración de programas en VHDL utilizando archivos de disco.

```
-- Usage of Asynchronous resets may negatively impact FPGA resources
-- and timing. In general faster and smaller FPGA designs will
-- result from not using Asynchronous Resets. Please refer to
-- the Synthesis and Simulation Design Guide for more information.
process (<clock>,<async reset>)
begin
   if <async reset> = 'l' then
      <statements>:
   elsif (<clock>'event and <clock> = 'l') then
      if <sync reset> = 'l' then
         <statements>;
      else
         <statements>;
      end if:
   end if:
end process;
```

```
-- Usage of Asynchronous resets may negatively impact FPGA resources
-- and timing. In general faster and smaller FPGA designs will
-- result from not using Asynchronous Resets. Please refer to
-- the Synthesis and Simulation Design Guide for more information.
process (<clock>,<async reset>)
begin
   if <async reset> = '0' then
      <statements>:
   elsif (<clock>'event and <clock> = 'l') then
      if <sync reset> = '0' then
         <statements>:
      else
        <statements>:
      end if:
   end if:
end process;
```

```
-- Usage of Asynchronous resets may negatively impact FPGA resources
-- and timing. In general faster and smaller FPGA designs will
-- result from not using Asynchronous Resets. Please refer to
-- the Synthesis and Simulation Design Guide for more information.

process (<clock>,<reset>)

begin
   if <reset> = 'l' then
        <statements>;
   elsif (<clock>'event and <clock> = 'l') then
        <statements>;
   end if;
end process;
```

```
-- Usage of Asynchronous resets may negatively impact FPGA resources
-- and timing. In general faster and smaller FPGA designs will
-- result from not using Asynchronous Resets. Please refer to
-- the Synthesis and Simulation Design Guide for more information.
process (<clock>,<reset>)
begin
   if <reset> = 'l' then
        <statements>;
   elsif (<clock>'event and <clock> = 'l') then
        if <clock_enable> = 'l' then
        <statements>;
   end if;
   end if;
end process;
```

If..then

case...when

```
case (<3-bit select>) is
  when "0000" =>
      <statement>;
   when "001" =>
      <statement>:
   when "010" =>
      <statement>;
   when "011" =>
     <statement>;
   when "100" =>
     <statement>;
   when "101" =>
     <statement>;
   when "110" =>
      <statement>;
   when "1111" =>
     <statement>;
  when others =>
      <statement>;
end case;
```

case...when

```
case (<3-bit select>) is
  when "000" =>
      <statement>;
  when "001" =>
      <statement>:
  when "010" =>
      <statement>;
  when "011" =>
     <statement>;
  when "100" =>
     <statement>;
  when "101" =>
     <statement>;
  when "110" =>
      <statement>;
  when "1111" =>
      <statement>;
  when others =>
      <statement>;
end case;
```

Diagrama General








Diagrama de estados






Moore y Mealy







Xilinx - ISE - F:\Guillermog\Catedra\apuntes_td1\maquinaestado\statemachines\statema



VHDI





VHDL

```
±- MABEL
±- DUCF
🖫 🧰 Verilog
- ₩VHDL
   进 🧰 Common Constructs
   E Device Primitive Instantiation
   ± Simulation Constructs
   - Synthesis Constructs
      Assertions & Functions
      + Attributes
      - Coding Examples
         ± - Maccumulators
         ÷ . Marithmetic
         🛨 🦲 Basic Gates
         + Counters
         + Decoders
         + Encoders
         + Flip Flops
         🕁 🧰 Logical Shifters
         + Misc
         + Multiplexers
         ⊕- BAM
         ±- MROM
         + Shift Registers
          É- State Machines
               🗝 🔁 Mealy State Machine
              -- নি Moore State Machine
         + Tristate Buffers
      🛨 - 🦲 Conditional
      🖶 🦲 Generate
      H- Ol none
```

```
-- This is a sample state machine using enumerated types.
-- This will allow the synthesis tool to select the appropriate
-- encoding style and will make the code more readable.
--Insert the following in the architecture before the begin keyword
  --Use descriptive names for the states, like st1 reset, st2 search
  type state type is (st1 <name state>, st2 <name state>, ...);
  signal state, next state : state type;
  --Declare internal signals for all outputs of the state machine
  signal <output> i : std logic; -- example output signal
  --other outputs
--Insert the following in the architecture after the begin keyword
  SYNC PROC: process (<clock>)
  begin
     if (<clock>'event and <clock> = '1') then
        if (<reset> = '1') then
            state <= st1 <name state>;
            <output> <= '0';</pre>
         else
            state <= next state;
            <output> <= <output> i;
         -- assign other outputs to internal signals
         end if:
     end if:
  end process;
  -- MEALY State Machine - Outputs based on state and inputs
  OUTPUT DECODE: process (state, <input1>, <input2>, ...)
      --insert statements to decode internal output signals
     --below is simple example
     if (state = st3 <name> and <input1> = '1') then
         contnut> i <= '1'.</pre>
```

Declaraciones

```
--Insert the following in the architecture before the begin keyword
--Use descriptive names for the states, like st1_reset, st2_search
type state_type is (st1_<name_state>, st2_<name_state>, ...);
signal state, next_state : state_type;
--Declare internal signals for all outputs of the state machine
signal <output>_i : std_logic; -- example output signal
--other outputs
```

Transición de estado

```
--Insert the following in the architecture after the begin keyword

SYNC_PROC: process (<clock>)

begin

if (<clock>'event and <clock> = '1') then

if (<reset> = '1') then

state <= st1_<name_state>;

<output> <= '0';

else

state <= next_state;

<output> <= <output>_i;

-- assign other outputs to internal signals

end if;

end process;

end process;
```

Lógica de salida


1 é di co do trorocioi é r

```
NEXT STATE DECODE: process (state, <input1>, <input2>, ...)
begin
   --declare default state for next state to avoid latches
   next state <= state; --default is to stay in current state
   -- insert statements to decode next state
   --below is a simple example
   case (state) is
      when st1 <name> =>
         if \langle input 1 \rangle = |1| then
            next state <= st2 <name>;
         end if:
      when st2 <name> =>
         if <input 2> = '1' then
            next state <= st3 <name>;
         end if:
      when st3 <name> =>
         next state <= st1 <name>;
      when others =>
         next state <= st1 <name>;
   end case:
end process;
```

1. Una puerta se abre al activar un pulsador P. La apertura se produce hasta que alcanza el tope de apertura detectado por el sensor A. A partir de ese momento se produce el cierre de la puerta, hasta alcanzar el topo de cierre detectado por el sensor C, y en ese momento se produce la parada.

La puerta se controla por dos salidas, S1 Y S0 cuando S1=1 la puerta se abre, cuando S0=1 la puerta se cierra. Diseñar el autómata, dibujar el circuito, simularlo en CedarLogic y describirlo en Verilog con verificación.

Instanciación de componentes



```
LIBRARY ieee:
USE ieee.std logic 1164.ALL;
use ieee.std logic unsigned.all;
--! Simulacion del la entidad SPIuCFPGA.
ENTITY Test SPIuCFPGA IS
END Test SPIuCFPGA;
ARCHITECTURE behavior OF Test SPIuCFPGA IS
   --! Component Declaration for the Unit Under Test (UUT)
   COMPONENT SPIUCEPGA
   Port ( HGRANT : in STD LOGIC; --! Concesion del uso del bus (aRBITRO->MAESTRO)
          HREADY : in STD_LOGIC; --! Respuesta del procesamiento de datos (ESCLAVO->MAESTRO)
            HRESET : in STD LOGIC; --! Reinicio del sistema (BUS->MAESTRO)
          HCLK : in STD LOGIC; --! Reloj del sistema con fase 0 (BUS->MAESTRO)
          HRDATA : in STD LOGIC VECTOR (7 downto 0); --! Bus de lectura de datos (ESCLAVO->MAESTRO)
          HBUSREQ : out STD LOGIC; --! Peticion del bus (MAESTRO->aRBITRO)
                         : out STD LOGIC: --! Peticion privilegiada del bus (MAESTRO->aRBITRO)
             HLOCK
                                        --! Tipo de transferencia (1: Escritura | 0: Lectura) (MAESTRO->ESCLAVO)
             HWRITE : out STD LOGIC:
          HIRANS : out STD LOGIC VECTOR (1 downto 0); --! Tipo de transferencia (MAESTRO->ESCLAVO, aRBITRO)
                      : out STD LOGIC VECTOR (23 downto 0); --! Bus de salida de direcciones (MAESTRO->BUS)
          HADDR
          HWDATA : out STD LOGIC VECTOR (7 downto 0); --! Bus de salida de datos de escritura (MAESTRO->ESCLAVO)
                      : out STD LOGIC VECTOR (2 downto 0); --! Tamano del paquete a transferir (MAESTRO->ESCLAVO)
          HSIZE
          HBURST : out STD LOGIC VECTOR (2 downto 0); --! Longitud de transferencia (MAESTRO->ESCLAVO)
                     : in STD LOGIC; --! MOSI: Master Output Slave Input.
            MOSI
            SSEL
                    : in STD LOGIC; --! SSEL: Slave SELect.
            SCLK
                    : in STD LOGIC; --! SCLK: SPI CLock.
            MTSO
                    : out STD LOGIC); --! MISO: Master Input Slave Output
   END COMPONENT:
```

```
COMPONENT Tester SPI WR2
   Port ( Datos
                      : in STD LOGIC VECTOR (7 downto 0); --! Datos que provienen del archivo y se enviaran por MOSI.
          Direction: in STD LOGIC VECTOR (21 downto 0); --! Direction que proviene de archivo y se enviaran por MOSI.
             NumDatos : in STD LOGIC VECTOR (7 downto 0); --! Cantidad de datos que se enviaran por MOSI.
          Modo
                      : in STD LOGIC: --! Indica si es una transmision long o short. [1: Short | 0: Long].
          Transmit : in STD LOGIC; --! Indica que se tiene que realizar una transmision.
                    : in STD LOGIC; --! Reinicia el esclavo SPI manteniento SSEL en alto por un tiempo TBD.
          Reset
          Reloi
                    : in STD LOGIC; --! Reloj del sistema que ademas se utilizara para la senal SCKL.
          Ready
                    : out STD LOGIC; --! Indica que se transmitieron todos los datos.
                      : out STD LOGIC; --! Senal MOSI de transmision SPI.
           MOSI
                      : out STD LOGIC; --! Senal SSEL de transmision SPI.
          SSEL
                      : out STD LOGIC; --! Senal SCLK de transmision SPI.
          SCLK
            NAddr
                          : out STD LOGIC; --! Senal que le indica al manejador de archivos que necesita otra direccion nuevo.
          NData
                      : out STD LOGIC); --! Senal que le indica al manejador de archivos que necesita otro dato nuevo.
END COMPONENT;
```

```
Inst Tester SPI WR: Tester SPI WR2
   PORT MAP (
                   => sigDatos WR,
      Datos
      Direccion => sigDireccion WR,
      NumDatos => sigNumDatos,
                   => sigModo,
      Modo
      Transmit => sigTransmit WR,
      Reset => sigReset,
              => reloj,
      Reloj
              => sigReady WR,
      Ready
      MOSI
                   => sigMOSI WR,
      SSEL
                   => sigSSEL WR,
      SCLK
                   => sigSCLK WR,
      NAddr => sigNAddr WR,
            => sigNData WR);
      NData
```

```
architecture Behavioral of slaveAMBAsimulacion is
component FileWRITER is
   Generic ( WriteFile: string := "Archivo.dat"; -- En el caso de que el archivo no este en la carpeta de
              InputWidth : integer := 8);
   Port ( NewData : in STD LOGIC;
              Input : in STD LOGIC VECTOR ((InputWidth-1) downto 0);
               FileON : in STD LOGIC);
end component FileWRITER;
component FileREADER
   GENERIC( ReadFile: string := "AddressFile.dat";
               OutputWidth : integer := 8);
   PORT ( NewData : IN std Logic;
           FileON : OUT std logic;
           Output : OUT std logic vector((OutputWidth-1) downto 0));
END component;
signal sgEscribirDato : std_logic; --!Senal que en alto indica que se debe escribir un dato
signal sgLeerDato : std logic;
                                                --!Senal que en alto indica que se debe leer un dato
signal sgEnable : std logic;
                                                    --!senal de habilitacion
signal sgHWDATA : std logiC vector(7 downto 0); --!bus de escritura amba
begin
```

Testbench


TestBench


Archivo de entrada

Descripción

Archivo de salida

Niveles de simulación





Circuit Design and Simulation with VHDL. The MIT Press Cambridge, Massachusetts London, England

TestBench

Archivo de entrada

```
Port ( HIRANT : La SED LOSIC)
                                                                   --! Concesson del uno del bus (aRRITRO->ARRESTRO)
                HISTORY : IN SED LOGIC:
HISTORY : IN SED LOGIC:
HICLE : IN SED LOGIC:
                                                                  --! Respuesta del procesamiento de datos (ISCLAND-NAMESTRO)
--! Sminisio del sistema (EUD-NAMESTRO)
                                                                       --! Relaj del sistema con fase d (905->AMRESTRO)
                HELAIA : in SEP LOGIC VECTOR (1 downto 0): -- / Bus do Lecture de datos (ESCLATO-HOMESTRO)
                                                                  --! Petician del mus (MARSTRO->aRRITRO)
                HACE I out STD LOGIC --- Petition of any Operation-American
HACE I out STD LOGIC --- Petition privilegised of the (ORLING-AMERICA)
HACE I out STD LOGIC --- I have de transferencia (it Editation | 0 Lecture) (ORLING-AMERICA)
HALL I out STD LOGIC VECTOR (1 downto 0); --- Dur de relaté de frecciones (ORLING-AMERICA)
HACE : out STD LOGIC VECTOR (1 downto 0); --- Dur de relaté de frecciones (ORLING-AMERICA)
                FREEL: cost STD LOGIC VECTOR (7 devents 0): -- / Sur de relide de dator de excriture (MESTRO-SECLANO)
HOLE: cost STD LOGIC VECTOR (2 devents 0): -- / Issaeco del pequete a legasfezir (MESTRO-SECLANO)
                  HEREST : out STD LOSEC VECTOR (2 downto 0); -- / Longitud de transferencia (MARSTRO->EDCLAVO)
                                    : in STD LOGIC: --! MODI: Master Output Slave Input.
                                    : in STD LOSIC: --! SSEL: Slave SELect.
                   SCLE
                                    : in SED LOGIC: --! SCLE: SPI CLOCK.
                                    1 out STD_LOGIC) -- ! MISC: Naster Imput Slave Output
end SPIncFPSEJ
```

Archivo de salida

TestBench

Archivo de entrada

```
-- ! Simulacion del la entidad SPIUCFPGA.
ENTITY Test_SPIUCFFGA IS
END Test_SPIuCFPGA;
ARCHITECTURE behavior OF Test_SPIUCFPGA IS
    -- / Component Declaration for the Unit Under Test (UUT)
    COMPONENT SPINSFPGA
    Port ( HORANT : in STD LOGIC:
                                           --! Concesion del uso del bus (aRBITRO->MAESTRO)
          HREADY : in STD LOGIC:
                                          --! Respuesta del procesamiento de datos (ESCLAVO->MAESTRO)
            HRESET : in STD LOGIC:
                                             --! Reinicio del sistema (BUS->NAESTRO)
                      : in STD LOGIC:
                                               -- / Reloj del mistema con fare 0 (BUS->NAESTRO)
          HRDATA : in STD LOGIC VECTOR (7 downto 0): --! Bus de lectura de datos (ESCLAVO->MAESTRO)
                                           --! Peticion del bus (MAESTRO->aRBITRO)
                           : out STD LOGIC;
             HLOCK
                                                 -- / Peticion privilegiada del bus (MAESTRO->aRBITRO)
                      : out STD LOGIC:
                                              --! Tipo de transferencia (1: Escritura | 0: Lectura) OGAESTRO->ESCLAVO)
          HTRANS : out STD_LOGIC_VECTOR (1 downto 0): --! Tipo de transferencia (MAESTRO->ESCLAVO, ARBITRO)
                      : out STD LOGIC VECTOR (23 downto 0); -- / Bus de salida de direcciones (MAESTRO->BUS)
          HVDATA
                  : out STD LOGIC VECTOR (7 downto 0): --! Bus de salida de datos de escritura (MGESTRO->ESCLAVO)
                      : out STD_LOGIC_VECTOR (2 downto 0); --/ Temano del pequete a transferir (MAESTRO->ESCLAVO)
          HBURST 1 out STD LOGIC VECTOR (2 downto 0)1 --! Longitud de transferencia (MAESTRO->ESCLAVO)
                       : in STD LOGIC: --! MOSI: Master Output Slave Input.
            SSET.
                       : in STD LOGIC: --! SSEL: Slave SELect.
            SCLK
                       : in STD LOGIC: --! SCLK: SPI CLock.
             MISO
                       : out STD LOGIC); --! MISO: Master Input Slave Output
    END COMPONENT:
```

Archivo de salida

TestBench

TXT

Descripción

UUT

TXT

TXT

Test Algoritmo

.m

C

.py

TXT

Lectura de estímulos

```
--! COMPONENTES PARA MANEJO DE ARCHIVOS
 --! Entidad que escribe archivos.
COMPONENT FileWRITER
     Generic ( WriteFile: string := "Archivo.dat": --! En el caso de que el archivo no este en la carpeta de trabajo: "C:\Carpeta/NombreAr
                InputWidth: integer := 8); --! Se carga el tamano del bus de entrada.
     Port ( NewData : in STD LOGIC; --! Indica que hay un nuevo dato para quardar.
                Input : in STD LOGIC VECTOR ((InputWidth-1) downto 0); --! Senal de entrada.
                FileON : in STD LOGIC); --! Senal que abre el archivo a escribir.
 END COMPONENT:
 --! Entidad que lee archivos.
COMPONENT FileREADER
     Generic ( ReadFile: string := "AddressFile.dat"; -- En el caso de que el archivo no este en la carpeta de trabajo: "C:\Carpeta/Nombr
                OutputWidth: integer := 8); --! Se carga el tamano del bus de salida.
                        : in STD LOGIC; --! Indica que se quiere leer un nuevo dato desde el archivo.
            FileON : out STD LOGIC; --! Abre para leer el archivo.
            Output : out STD LOGIC VECTOR ((OutputWidth-1) downto 0)); --! Senal de salida.
```