



TECNICAS DIGITALES III

Agenda

- Process.
- Maquina de estados.
- Depuración de programas en VHDL utilizando archivos de disco.

process

```
-- Usage of Asynchronous resets may negatively impact FPGA resources
-- and timing. In general faster and smaller FPGA designs will
-- result from not using Asynchronous Resets. Please refer to
-- the Synthesis and Simulation Design Guide for more information.
process (<clock>,<async_reset>)
begin
    if <async_reset> = '1' then
        <statements>;
    elsif (<clock>'event and <clock> = '1') then
        if <sync_reset> = '1' then
            <statements>;
        else
            <statements>;
        end if;
    end if;
end process;
```

process

```
-- Usage of Asynchronous resets may negatively impact FPGA resources
-- and timing. In general faster and smaller FPGA designs will
-- result from not using Asynchronous Resets. Please refer to
-- the Synthesis and Simulation Design Guide for more information.
process (<clock>,<async_reset>)
begin
    if <async_reset> = '0' then
        <statements>;
    elsif (<clock>'event and <clock> = '1') then
        if <sync_reset> = '0' then
            <statements>;
        else
            <statements>;
        end if;
    end if;
end process;
```

process

```
-- Usage of Asynchronous resets may negatively impact FPGA resources
-- and timing. In general faster and smaller FPGA designs will
-- result from not using Asynchronous Resets. Please refer to
-- the Synthesis and Simulation Design Guide for more information.
process (<clock>,<reset>)
begin
    if <reset> = '1' then
        <statements>;
    elsif (<clock>'event and <clock> = '1') then
        <statements>;
    end if;
end process;
```

process

```
-- Usage of Asynchronous resets may negatively impact FPGA resources
-- and timing. In general faster and smaller FPGA designs will
-- result from not using Asynchronous Resets. Please refer to
-- the Synthesis and Simulation Design Guide for more information.
process (<clock>,<reset>)
begin
    if <reset> = '1' then
        <statements>;
    elsif (<clock>'event and <clock> = '1') then
        if <clock_enable> = '1' then
            <statements>;
        end if;
    end if;
end process;
```

If..then

```
if <condition> then  
    <statement>  
elseif <condition> then  
    <statement>  
else  
    <statement>  
end if;
```

case...when

```
case (<3-bit select>) is
  when "000" =>
    <statement>;
  when "001" =>
    <statement>;
  when "010" =>
    <statement>;
  when "011" =>
    <statement>;
  when "100" =>
    <statement>;
  when "101" =>
    <statement>;
  when "110" =>
    <statement>;
  when "111" =>
    <statement>;
  when others =>
    <statement>;
end case;
```


case...when

```
case (<3-bit select>) is
  when "000" =>
    <statement>;
  when "001" =>
    <statement>;
  when "010" =>
    <statement>;
  when "011" =>
    <statement>;
  when "100" =>
    <statement>;
  when "101" =>
    <statement>;
  when "110" =>
    <statement>;
  when "111" =>
    <statement>;
  when others =>
    <statement>;
end case;
```

Diagrama General









Diagrama de estados




Moore y Mealy




VHDL



VHDI



VHDL



```
-- This is a sample state machine using enumerated types.
-- This will allow the synthesis tool to select the appropriate
-- encoding style and will make the code more readable.

--Insert the following in the architecture before the begin keyword
--Use descriptive names for the states, like st1_reset, st2_search
type state_type is (st1_<name_state>, st2_<name_state>, ...);
signal state, next_state : state_type;
--Declare internal signals for all outputs of the state machine
signal <output>_i : std_logic; -- example output signal
--other outputs

--Insert the following in the architecture after the begin keyword
SYNC_PROC: process (<clock>)
begin
    if (<clock>'event and <clock> = '1') then
        if (<reset> = '1') then
            state <= st1_<name_state>;
            <output> <= '0';
        else
            state <= next_state;
            <output> <= <output>_i;
            -- assign other outputs to internal signals
        end if;
    end if;
end process;

--MEALY State Machine - Outputs based on state and inputs
OUTPUT_DECODE: process (state, <input1>, <input2>, ...)
begin
    --insert statements to decode internal output signals
    --below is simple example
    if (state = st3_<name> and <input1> = '1') then
        <output>_i <= '1';
    end if;
end process;
```

Declaraciones

```
--Insert the following in the architecture before the begin keyword
--Use descriptive names for the states, like st1_reset, st2_search
type state_type is (st1_<name_state>, st2_<name_state>, ...);
signal state, next_state : state_type;
--Declare internal signals for all outputs of the state machine
signal <output>_i : std_logic; -- example output signal
--other outputs
```

Transición de estado

```
--Insert the following in the architecture after the begin keyword
SYNC_PROC: process (<clock>)
begin
    if (<clock>'event and <clock> = '1') then
        if (<reset> = '1') then
            state <= st1_<name_state>;
            <output> <= '0';
        else
            state <= next_state;
            <output> <= <output>_i;
            -- assign other outputs to internal signals
        end if;
    end if;
end process;
```


Lógica de salida

```
--MEALY State Machine - Outputs based on state and inputs
OUTPUT_DECODE: process (state, <input1>, <input2>, ...)
begin
    --insert statements to decode internal output signals
    --below is simple example
    if (state = st3_<name> and <input1> = '1') then
        <output>_i <= '1';
    else
        <output>_i <= '0';
    end if;
end process;
```

```
--MOORE State Machine - Outputs based on state only
OUTPUT_DECODE: process (state)
begin
    --insert statements to decode internal output signals
    --below is simple example
    if state = st3_<name> then
        <output>_i <= '1';
    else
        <output>_i <= '0';
    end if;
end process;
```

Logic description

```
NEXT_STATE_DECODE: process (state, <input1>, <input2>, ...)
begin
    --declare default state for next_state to avoid latches
    next_state <= state; --default is to stay in current state
    --insert statements to decode next_state
    --below is a simple example
    case (state) is
        when st1_<name> =>
            if <input_1> = '1' then
                next_state <= st2_<name>;
            end if;
        when st2_<name> =>
            if <input_2> = '1' then
                next_state <= st3_<name>;
            end if;
        when st3_<name> =>
            next_state <= st1_<name>;
        when others =>
            next_state <= st1_<name>;
    end case;
end process;
```

1. Una puerta se abre al activar un pulsador P. La apertura se produce hasta que alcanza el tope de apertura detectado por el sensor A. A partir de ese momento se produce el cierre de la puerta, hasta alcanzar el tope de cierre detectado por el sensor C, y en ese momento se produce la parada.

La puerta se controla por dos salidas, S1 Y S0 cuando S1=1 la puerta se abre, cuando S0=1 la puerta se cierra. Diseñar el autómata, dibujar el circuito, simularlo en CedarLogic y describirlo en Verilog con verificación.

Esquema general



Esquema general

TestBench

Archivo de
entrada

```
entity SP16CFF04 is
  Port (
    DIRA00 : in  STD_LOGIC;    --/ Conexión del uso del bus (ARBITRO->MAESTRO)
    DIRA01 : in  STD_LOGIC;    --/ Respuesta del procesamiento de datos (ESCLAVO->MAESTRO)
    DIRA02 : in  STD_LOGIC;    --/ Señal de inicio del sistema (CPU->MAESTRO)
    SCLK : in  STD_LOGIC;    --/ Señal del sistema con fase 0 (SIS->MAESTRO)
    DIRA03 : in  STD_LOGIC_VECTOR (7 downto 0);    --/ Bar de lectura de datos (ESCLAVO->MAESTRO)

    DIRA04 : out STD_LOGIC;    --/ Petición del bus (MAESTRO->ARBITRO)
    SCLK0 : out STD_LOGIC;    --/ Petición privilegiada del bus (MAESTRO->ARBITRO)
    DIRA05 : out STD_LOGIC;    --/ Tipo de transferencia (1: Escritura / 0: Lectura) (MAESTRO->ESCLAVO)
    DIRA06 : out STD_LOGIC_VECTOR (1 downto 0);    --/ Tipo de transferencia (MAESTRO->ESCLAVO, ARBITRO)
    DIRA07 : out STD_LOGIC_VECTOR (23 downto 0);    --/ Bar de salida de direcciones (MAESTRO->CPU)
    DIRA08 : out STD_LOGIC_VECTOR (7 downto 0);    --/ Bar de salida de datos de escritura (MAESTRO->ESCLAVO)
    DIRA09 : out STD_LOGIC_VECTOR (3 downto 0);    --/ Tamaño del paquete a transferir (MAESTRO->ESCLAVO)
    DIRA10 : out STD_LOGIC_VECTOR (2 downto 0);    --/ Longitud de transferencia (MAESTRO->ESCLAVO)

    MIO0 : in  STD_LOGIC;    --/ MIO0: Master Output Slave Input.
    SSEL : in  STD_LOGIC;    --/ SSEL: Slave Select.
    SCLK : in  STD_LOGIC;    --/ SCLK: SPT Clock.
    MIO1 : out STD_LOGIC;    --/ MIO1: Master Input Slave Output
  );
end SP16CFF04;
```

Archivo de
salida

Esquema general


TestBench

Archivo de
entrada


```
--! Simulacion del la entidad SPIuCtPGA.  
ENTITY Test_SPIuCtPGA IS  
END Test_SPIuCtPGA;  
  
ARCHITECTURE behavior OF Test_SPIuCtPGA IS  
  
    --! Component Declaration for the Unit Under Test (UUT)  
    COMPONENT SPIuCtPGA  
    Port (  
        HSBANT : in STD_LOGIC;    --! Concesion del uso del bus (ARBITRO->MAESTRO)  
        HREADY : in STD_LOGIC;    --! Respuesta del procesamiento de datos (ESCLAVO->MAESTRO)  
        HRESET : in STD_LOGIC;    --! Reinicio del sistema (BUS->MAESTRO)  
        HCLK   : in STD_LOGIC;    --! Reloj del sistema con fase 0 (BUS->MAESTRO)  
        HWDATA : in STD_LOGIC_VECTOR (7 downto 0); --! Bus de lectura de datos (ESCLAVO->MAESTRO)  
  
        HBUSREQ : out STD_LOGIC;   --! Peticion del bus (MAESTRO->ARBITRO)  
        HLOCK   : out STD_LOGIC;   --! Peticion privilegiada del bus (MAESTRO->ARBITRO)  
        HWRITE  : out STD_LOGIC;   --! Tipo de transferencia (1: Escritura 0: Lectura) (MAESTRO->ESCLAVO)  
        HWBANS  : out STD_LOGIC_VECTOR (1 downto 0); --! Tipo de transferencia (MAESTRO->ESCLAVO,ARBITRO)  
        HADDR   : out STD_LOGIC_VECTOR (23 downto 0); --! Bus de salida de direcciones (MAESTRO->BUS)  
        HWDATA  : out STD_LOGIC_VECTOR (7 downto 0); --! Bus de salida de datos de escritura (MAESTRO->ESCLAVO)  
        HSIZE   : out STD_LOGIC_VECTOR (2 downto 0); --! Tamano del paquete a transferir (MAESTRO->ESCLAVO)  
        HBURST  : out STD_LOGIC_VECTOR (2 downto 0); --! Longitud de transferencia (MAESTRO->ESCLAVO)  
  
        MOSI    : in STD_LOGIC; --! MOSI: Master Output Slave Input.  
        SSEL    : in STD_LOGIC; --! SSEL: Slave SElect.  
        SCLK    : in STD_LOGIC; --! SCLK: SPI Clock.  
        MISO    : out STD_LOGIC; --! MISO: Master Input Slave Output  
    );  
END COMPONENT;  
  
    --! Component Instantiation  
    UUT : SPIuCtPGA  
        port map (  
            HSBANT => HSBANT,  
            HREADY => HREADY,  
            HRESET => HRESET,  
            HCLK   => HCLK,  
            HWDATA => HWDATA,  
            HBUSREQ => HBUSREQ,  
            HLOCK   => HLOCK,  
            HWRITE  => HWRITE,  
            HWBANS  => HWBANS,  
            HADDR   => HADDR,  
            HWDATA  => HWDATA,  
            HSIZE   => HSIZE,  
            HBURST  => HBURST,  
            MOSI    => MOSI,  
            SSEL    => SSEL,  
            SCLK    => SCLK,  
            MISO    => MISO  
        );  
END behavior;
```

Archivo de
salida

Esquema general



Esquema general



Lectura de estímulos

```
--! COMPONENTES PARA MANEJO DE ARCHIVOS
--! Entidad que escribe archivos.
COMPONENT FileWRITER
  Generic(    WriteFile: string := "Archivo.dat"; --! En el caso de que el archivo no este en la carpeta de trabajo: "C:\Carpeta/NombreAr
              InputWidth : integer := 8); --! Se carga el tamaño del bus de entrada.

  Port      (  NewData      : in  STD_LOGIC;    --! Indica que hay un nuevo dato para guardar.
              Input       : in  STD_LOGIC_VECTOR ((InputWidth-1) downto 0); --! Señal de entrada.
              FileON      : in  STD_LOGIC);    --! Señal que abre el archivo a escribir.
END COMPONENT;

--! Entidad que lee archivos.
COMPONENT FileREADER
  Generic(    ReadFile: string := "AddressFile.dat"; -- En el caso de que el archivo no este en la carpeta de trabajo: "C:\Carpeta/Nombr
              OutputWidth : integer := 8);    --! Se carga el tamaño del bus de salida.

  Port(      NewData      : in  STD_LOGIC;    --! Indica que se quiere leer un nuevo dato desde el archivo.
              FileON      : out STD_LOGIC;    --! Abre para leer el archivo.
              Output      : out STD_LOGIC_VECTOR ((OutputWidth-1) downto 0));    --! Señal de salida.
END COMPONENT;
```