```
library IEEE:
use IEEE.STD_LOGIC_1164.ALL;
use IEEE.NUMERIC_STD.ALL;
entity circuit is
  Port (A: in STD_LOGIC_VECTOR (7 downto 0);
      B: in STD_LOGIC_VECTOR (7 downto 0);
      op_cel: in STD_LOGIC_VECTOR (3 downto 0);
      c_in: in STD_LOGIC_VECTOR (0 downto 0);
      Disp 0: out STD LOGIC VECTOR (6 downto 0);
      Disp 1: out STD LOGIC VECTOR (6 downto 0));
end circuit:
architecture Behavioral of circuit is
Signal result: STD LOGIC VECTOR (7 downto 0);
Signal bcd 0, bcd 1: std logic vector(3 downto 0);
begin
  With op_cel select
result <= std logic vector(unsigned(A) + unsigned(B)) when "0001",
          std logic vector(unsigned(A) - unsigned(B)) when "0010",
          A AND B when "0011",
          A OR B when "0100",
          std_logic_vector(unsigned(NOTB) +1) when "0101",
          std_logic_vector(unsigned(NOT A) + 1) when "0111",
          std_logic_vector(unsigned(A) + 1) when "1000",
          A NOR B when "1001",
          std_logic_vector(unsigned(A) + unsigned(B) + unsigned(c_in)) when "1010",
          (others => '0') when others;
bcd 1 \le \text{result}(7) \& \text{result}(6) \& \text{result}(5) \& \text{result}(4);
bcd 0 <= result(3) & result(2) & result(1) & result(0);
with bcd 1 select
Disp_1 <= "1111110" when "0000",
     "0110000" when "0001".
    "1101101" when "0010",
    "1111001" when "0011".
    "0110011" when "0100",
    "1011011" when "0101",
    "1011111" when "0110",
    "1110000" when "0111".
    "1111111" when "1000".
    "1111011" when "1001",
    "1111101" when "1010",
     "0011111" when "1011",
     "1001110" when "1100",
     "0111101" when "1101",
```

```
"1001111" when "1110",
"1000111" when "1111",
(others => '0') when others;
with bcd_0 select
Disp 0 <= "1111110" when "0000",
    "0110000" when "0001",
    "1101101" when "0010",
    "1111001" when "0011",
    "0110011" when "0100",
    "1011011" when "0101",
    "1011111" when "0110",
    "1110000" when "0111",
    "1111111" when "1000".
    "1111011" when "1001",
    "1111101" when "1010",
    "0011111" when "1011",
    "1001110" when "1100",
    "0111101" when "1101",
    "1001111" when "1110",
    "1000111" when "1111",
    (others => '0') when others;
```

end Behavioral;



```
LIBRARY IEEE:
USE ieee.std_logic_1164.ALL;
USE IEEE.numeric_std.ALL;
ENTITY test IS
END test;
ARCHITECTURE behavior OF test IS
  COMPONENT circuit
  PORT(
     A: IN std logic vector(7 downto 0);
     B: IN std_logic_vector(7 downto 0);
     op_cel: IN std_logic_vector(3 downto 0);
     c in: IN std logic vector(0 downto 0);
     Disp 0: OUT std logic vector(6 downto 0);
     Disp 1: OUT std logic vector(6 downto 0)
    );
  END COMPONENT:
 signal A_test: std_logic_vector(7 downto 0) := (others => '0');
 signal B_test: std_logic_vector(7 downto 0) := (others => '0');
 signal op_cel_test : std_logic_vector(3 downto 0) := (others => '0');
 signal c_in_test : std_logic_vector(0 downto 0) := (others => '0');
 signal Disp_0_test : std_logic_vector(6 downto 0);
 signal Disp_1_test : std_logic_vector(6 downto 0);
BEGIN
  uut: my circ PORT MAP (
      A \Rightarrow A \text{ test,}
      B \Rightarrow B_{test}
      op_cel => op_cel_test,
      c_in => c_in_test,
      Disp 0 \Rightarrow Disp 0 test,
      Disp 1 => Disp 1 test
    );
 process
  begin
A test <= "00001010";
B test <= "01010010";
c_in_test <= "1";
op_cel_test <= "0000";
wait for 100 ns;
op_cel_test <= "0001";
wait for 100 ns;
op_cel_test <= "0010";
wait for 100 ns;
op cel test <= "0011";
```

```
wait for 100 ns;

op_cel_test <= "0100";
wait for 100 ns;

op_cel_test <= "0101";
wait for 100 ns;

op_cel_test <= "0111";
wait for 100 ns;

op_cel_test <= "1000";
wait for 100 ns;

op_cel_test <= "1001";
wait for 100 ns;

end process;
END;</pre>
```

