Nota 11: Digital emulation of quantum circuits, TR2

Technical report 2, June 2024

In a preceding technical report [1], a specific digital circuit, able to emulate the execution of quantum algorithms, has been specified. This report is a continuation of [1]. It defines a behavioral VHDL model of the circuit (notal1_1.vhd).

1. Representation of complex numbers

The same representation as in [2] is used. Complex numbers x = a+bi are represented by pairs of fixed-point 2's complement integers:

$$a = a_{t-1} a_{t-2} . a_{t-3} a_{t-4} ... a_0, b = b_{t-1} b_{t-2} . b_{t-3} b_{t-4} ... b_0,$$

being a_{t-1} and b_{t-1} the sign bits. Taking into account that the module |x| of all the processed numbers x is smaller than or equal to 1, the coefficients a and b belong to the interval

$$-1 \le a, b \le 1$$

and must be represented with two integer bits.

Define $A = a \cdot 2^{t-2}$ and $B = b \cdot 2^{t-2}$. They belong to the interval

$$-2^{t-2} \le A, B \le 2^{t-2}$$

and their product $P = A \cdot B$ belongs to the interval

$$-2^{2\cdot(t-2)} \le P \le 2^{2\cdot(t-2)},$$

so that, in 2's complement,

$$P = P_{2\cdot(t-2)+1} P_{2\cdot(t-2)} \cdots P_0.$$

For example,

$$1100\cdots 0 = -2^{2\cdot(t-2)+1} + 2^{2\cdot(t-2)} = -2^{2\cdot(t-2)}, 0100\cdots 0 = 2^{2\cdot(t-2)}.$$

Thus, the product $a \cdot b$ is equal to

$$a \cdot b = A \cdot B \cdot 2^{-2 \cdot (t-2)} = P = P_{2 \cdot (t-2)+1} P_{2 \cdot (t-2)} \cdot P_{2 \cdot (t-2)-1} \cdots P_0$$

 $\cong P_{2 \cdot (t-2)+1} P_{2 \cdot (t-2)} \cdot P_{2 \cdot (t-2)-1} \cdots P_{t-2}$,

that is, a *t*-bit fixed-point number.

The following VHDL entity (notall_1.vhd) computes $a \cdot b$:

```
entity fp_mul is
   port(
        a, b: in std_logic_vector(t-1 downto 0);
        c: out std_logic_vector(t-1 downto 0)
        );
end fp_mul;
architecture behavior of fp_mul is
   signal long_a, long_b: std_logic_vector(2*t-1 downto 0);
   signal long_c: std_logic_vector(4*t-1 downto 0);
begin
   long_a(2*t-1 downto t)<= (others => a(t-1));
   long_a(t-1 downto 0)<= a;
   long_b(2*t-1 downto t)<= (others => b(t-1));
   long_b(t-1 downto 0)<= b;
   long_c <= long_a*long_b;
   c <= long_c(2*t-3 downto t-2);
end behavior;</pre>
```

2. Quantum register

Consider a quantum register made up of n qubits q_0 , q_1 , ..., q_{n-1} . Its state

$$|q_0\rangle \times |q_1\rangle \times ... \times |q_{n-2}\rangle \times |q_{n-1}\rangle$$

is defined by an expression such as

$$a_0|00...00\rangle + a_1|00...01\rangle + a_2|00...10\rangle + a_{N-1}|11...11\rangle$$
,

where $N = 2^n$ and the coefficients a_k are complex numbers. The physical meaning of this expression is the following: when measuring the register state, the result will be 00...00 with a probability equal to $|a_0|^2$, 00...01 with a probability equal to $|a_1|^2$, and so on. This is one of the enormous differences between digital and quantum circuits: the state of an n-bit register is a dimension-n vector over the binary field, while the state of an n-qubit register is a dimension- 2^n vector over the complex field C.

The quantum register is implemented by a dual-port memory that stores 2^n complex numbers. Using the representation of Sec.1, the memory

stores $2^n 2t$ -bit words. The use of two ports permits to execute in one clock period a unary operation on a single qubit (Sec.3).

The following VHDL entity (notall_l.vhd) defines a dual-port memory. The write operation is synchronized by a clock signal, while the read operation is asynchronous. The model includes two register banks, one for the real part and the other for the imaginary part of the addressed coefficient. There are two address decoders, one for each port (A and B).

```
entity dual port ram is
port (
 data in A re, data in A im, data in B re, data in B im:
    in std logic vector(t-1 downto 0);
  clk, writeA, writeB: in std logic := '0';
  address A, address B: in std logic vector(n-1 downto 0);
 data out A re, data out A im, data out B re, data out B im:
    out std logic vector(t-1 downto 0)
end dual port ram;
architecture behavior of dual port ram is
  type memory is array (0 to d-1) of std logic vector(t-1 downto 0);
  signal X re, X im: memory;
  signal EN A, EN B: std logic vector(0 to d-1);
  decoder A: process (address A, writeA)
 begin
    for i in 0 to d-1 loop
     if i = conv integer (address A) then EN A(i) <= writeA;
     else EN A(i) <= '0';
     end if;
    end loop;
  end process;
 decoder B: process (address B, writeB)
 begin
    for i in 0 to d-1 loop
     if i = conv integer(address B) then EN B(i) <= writeB;
      else EN B(i) <= '0';
     end if;
    end loop;
 end process;
 register bank: process(clk)
begin
     if clk'event and clk = '1' then
       for i in 0 to d-1 loop
         if EN A(i) = '1' then
           X re(i) <= data in A re; X im(i) <= data in A im; end if;
         if EN B(i) = '1' then
           X re(i) <= data in B re; X im(i) <= data in B im; end if;</pre>
       end loop;
     end if;
  end process;
 multiplexer: process (address A, address B, X re, X im)
 begin
```

```
for i in 0 to d-1 loop
    if i = conv_integer(address_A) then
        data_out_A_re <= X_re(i);data_out_A_im <= X_im(i); end if;
    if i = conv_integer(address_B) then
        data_out_B_re <= X_re(i);data_out_B_im <= X_im(i); end if;
    end loop;
    end process;
end behavior;</pre>
```

3. Quantum operations

According to Sec.2 of [1], the execution of a unary operation U, defined by four complex coefficients u_{00} , u_{01} , u_{10} , u_{11} , actuating on a single qubit, possibly under the control of another qubit, consists of a set of pairs of arithmetic operations:

```
a_i \le u_{00} \cdot a_i + u_{01} \cdot a_{m+i},

a_{m+i} \le u_{10} \cdot a_i + u_{11} \cdot a_{m+i},
```

where a_i and a_{m+i} are also complex numbers and $m \neq 0$. The use of a dual-port memory permits to execute this pair of operations in a single clock period.

The following entity (notall_l.vhd) defines an arithmetic unit that executes those two operations, using fixed-point multipliers (Sec.1):

```
entity ar unit is
port (
  inA re, inA im, inB re, inB im: in std logic vector(t-1 downto 0);
  output01: in std logic;
  outA re,outA im,outB re,outB im:
                                        out std logic vector(t-1 downto 0);
  a re, a im, b re, b im, c re, c im, d re, d im:
    in std logic vector(t-1 downto 0)
end ar unit;
architecture circuit of ar unit is
  component fp mul is
  port (
  a, b: in std logic vector(t-1 downto 0);
  c: out std logic vector(t-1 downto 0)
  );
  end component;
  signal
    areAre, aimAim, breBre, bimBim, aimAre, areAim, bimBre, breBim,
    creAre, cimAim, dreBre, dimBim, cimAre, creAim, dimBre, dreBim:
    std logic vector(t-1 downto 0);: std logic vector(t-1 downto 0);
begin
  mull: fp mul port map(a re, inA re, areAre);
```

```
mul2: fp mul port map(a im, inA im, aimAim);
  mul3: fp mul port map(b re, inB re, breBre);
  mul4: fp mul port map(b im, inB im, bimBim);
  mul5: fp_mul port map(a im, inA re, aimAre);
  mul6: fp_mul port map(a re, inA im, areAim);
  mul7: fp mul port map(b im, inB re, bimBre);
  mul8: fp_mul port map(b_re, inB im, breBim);
  mul9: fp mul port map(c re, inA re, creAre);
  mull0: fp_mul port map(c_im, inA_im, cimAim);
mull1: fp_mul port map(d_re, inB_re, dreBre);
mull2: fp_mul port map(d_im, inB_im, dimBim);
  mull3: fp mul port map(c im, inA re, cimAre);
  mul14: fp_mul port map(c_re, inA_im, creAim);
mul15: fp_mul port map(d_im, inB_re, dimBre);
  mull6: fp mul port map(d re, inB im, dreBim);
process (output01, areAre, aimAim, breBre, bimBim, aimAre, areAim, bimBre, breBim,
  creAre, cimAim, dreBre, dimBim, cimAre, creAim, dimBre, dreBim)
  begin
    if output01 = '1' then
    outA re <= zero; outA im <= zero; outB re <= one; outB im <= zero;
    outA re <= areAre - aimAim + breBre - bimBim;
    outA im <= aimAre + areAim + bimBre + breBim;
    outB re <= creAre - cimAim + dreBre - dimBim;
    outB im <= cimAre + creAim + dimBre + dreBim;
    end if;
  end process;
end circuit;
```

An additional binary control signal output01 generates the constant values 0+0i and 1+0i at outputs A and B, respectively. Those values are used to set the initial quantum state to

$$|00...00\rangle = (1+0i)|00...00\rangle + (0+0i)|00...01\rangle + ... + (0+0i)|11...11\rangle.$$

4. Circuit structure

The proposed emulator structure is shown in Fig.2 of [1]. The main circuit parameters are the following:

- *t* is the number of bits of a fixed-point number;
- *n* is the number of qubits;
- p is the number of bits of the program memory addresses, chosen in such a way that 2^p is greater than or equal to the number of instructions:
- logn is a natural greater than or equal to log_2n .

Those parameters are defined within the package qubits.

The processor must be able to control the execution of four types of instructions.

- *INIT*: set the quantum state to $|00...0\rangle$. For that, all dual port ram memory words are set to 0+0i, excepted the first one, set to 1+0i.
- *U*(*k*): execute a unitary operation on the qubit number *k*, where *k* belongs to the set {0, 1, 2, ..., *n*-1}.
- CU(l,k): execute a unitary operation on the qubit number k, under the control of the qubit number $l \neq k$, where k and l belong to the set $\{0, 1, 2, ..., n-1\}$.
- *END*: execute the identity operation on the quantum state.

Furthermore, in the case of *INIT*, U(k) and CU(l,k) instructions, the program memory address is incremented. The unitary operations U are defined by the corresponding complex coefficients u_{00} , u_{01} , u_{10} , u_{11} . The instruction format is shown in Fig.1, in the particular case where n = 5, t = 10 and logn = 3. The first two bits encode the four instruction types *INIT*, U, CU, END.




Figure 1 Instruction format

With this instruction format, the block diagram of Fig.2 is defined. The processor generates the dual-port RAM addresses and the write commands, as well as the *output*01 signal. The u_{ij} coefficients, that define a particular unitary operation, are directly transmitted to the arithmetic unit.

The following entity defines the processor behavior. It mainly consists of a process processor that translates to VHDL the functions $\tt U()$ and

CU () defined in [1], Sec.2.1 and 2.2, taking into account that the coefficient u_{ij} are immediate values included in the instruction (Fig.1). The *opcode* input includes the instruction type (first 2 bits) and the values of l and k (next $2 \cdot logn$ bits).

```
entity processor is
port (
 clk, reset:in std logic;
 opcode: in std logic vector(cs-1 downto 0);
 writeA, writeB,output01: out std logic;
 address A, address B: out std logic vector(n-1 downto 0);
 address M: inout std logic vector(p-1 downto 0)
);
end processor;
architecture behavior of processor is
 processor: process
   variable s, k, l, m, q: integer;
   variable addr: std logic vector(n-1 downto 0);
    address M <= first;
    wait until clk'event and clk = '1';
      case opcode(cs-1 downto cs-2) is
        when "00" =>
          output01 <= '1';
          address A <= addr zero;
          address B <= addr zero;
         writeA <= '0';
          writeB <= '1';
          wait until clk'event and clk = '1';
          for i in 1 to d-1 loop
              address A <= conv std logic vector(i, n);
              writeA <= '1';
              writeB <= '0';
              wait until clk'event and clk = '1';
          end loop;
          writeA <= '0';
          writeB <= '0';
          output01 <= '0';
          address M <= address M + 1;
        when "01" =>
          k := conv integer(opcode(logn-1 downto 0));
          m := 2**(n-k-1);
          q := 2**k;
          for j in 0 to q-1 loop
            s := 2*m*i;
            for i in s to s+m-1 loop
              address A <= conv std logic vector(i, n);
              address B <= conv std logic vector(i+m, n);
              writeA <= '1';</pre>
              writeB <= '1';
              wait until clk'event and clk = '1';
            end loop;
           end loop;
```

```
writeA <= '0';
           writeB <= '0';
          address M <= address M + 1;
        when "11" =>
          writeA <= '0';
          writeB <= '0';
          output01 <= '0';
        when "10" =>
          k := conv integer(opcode(logn-1 downto 0));
          1 := conv integer(opcode(cs-3 downto logn));
          m := 2**(n-k-1);
          q := 2**k;
          for j in 0 to q-1 loop
            s := 2*m*j;
            for i in s to s+m-1 loop
              addr := conv_std_logic_vector(i, n);
              address A <= addr;
              address_B <= conv_std_logic_vector(i+m, n); if addr(n-1-1) = '1' then
                writeA <= '1';
                writeB <= '1';
              else
                writeA <= '0';
                writeB <= '0';
              end if;
              wait until clk'event and clk = '1';
            end loop;
           end loop;
           writeA <= '0';
           writeB <= '0';
          address M <= address M + 1;
        when others =>
          writeA <= '0';
          writeB <= '0';
          output01 <= '0';
         end case;
       wait until clk'event and clk = '1';
      end loop;
    end process;
end behavior;
```




Figure 2 Block diagram

5. Example

The program memory contents are defined in order to execute the quantum Fourier transform on qubits number 1 to 4 of a 5-qubit register, with initial state equal to $|00101\rangle$. This is the same example as in [1], Sec.2.4, without the final permutation. The parameter values are n = 5, t = 10, logn = 3, p = 8, so that the instruction size is equal to $ws = 2 + 2 \cdot 3 + 8 \cdot 10 = 88$.

The numbers belonging to the interval [-1,1] are represented as follows:

- if $x \ge 0$, compute $y = round(x \cdot 2^{t-2})$ and express y in hexadecimal,
- if x < 0, compute $y = round((4-x)\cdot 2^{t-2})$ and express y in hexadecimal,

being round a rounding function. For example,

if
$$x = 1/2^{0.5} = 1.707...$$
 and $t = 10$, then $round(x \cdot 2^8) = 181 = 0BA$, if $x = -1/2^{0.5}$ and $t = 10$, then $round((4-x) \cdot 2^8) = 843 = 34B$.

```
entity program memory is
port (
  address M: in std logic vector (p-1 downto 0);
  instruction: out std logic vector(ws-1 downto 0)
);
end program memory;
architecture behavior of program memory is
  type format is record
    op: std logic vector(1 downto 0);
    1: std logic vector(logn-1 downto 0);
    k: std logic vector(logn-1 downto 0);
    ar: std logic vector(t-1 downto 0);
    ai: std logic vector(t-1 downto 0);
    br: std logic vector(t-1 downto 0);
    bi: std logic vector(t-1 downto 0);
    cr: std logic vector(t-1 downto 0);
    ci: std logic vector(t-1 downto 0);
    dr: std logic vector(t-1 downto 0);
    di: std logic vector(t-1 downto 0);
  end record;
  type memory is array (0 to 2**p-1) of format;
  signal contents: memory := (
  ("00", "000", "000", "00"&x"00", "00"&x"00", "00"&x"00", "00"&x"00", "00"&x"00", "00"
   "00"&x"00","00"&x"00","00"&x"00","00"&x"00"), -- init
  ("01", "000", "001", "00"&x"00", "00"&x"00", "01"&x"00", "00"&x"00",
   "01"&x"00","00"&x"00","00"&x"00","00"&x"00"), -- X(1)
  ("01", "000", "011", "00"&x"00", "00"&x"00", "01"&x"00", "00"&x"00",
   "01"&x"00", "00"&x"00", "00"&x"00", "00"&x"00"), -- X(3)
  ("01", "000", "000","00"&x"b5","00"&x"00","00"&x"b5","00"&x"00",
   "00"&x"b5", "00"&x"00", "11"&x"4b", "00"&x"00"), -- H(0)
  ("10", "001", "000", "01"&x"00", "00"&x"00", "00"&x"00", "00"&x"00",
   "00"&x"00", "00"&x"00", "00"&x"00", "01"&x"00"), -- CRphi(1,0, pi/2)
  ("10", "010", "000", "01"&x"00", "00"&x"00", "00"&x"00", "00"&x"00",
   "00"&x"00","00"&x"00","00"&x"b5","00"&x"b5"), -- CRphi(2,0, pi/4)
  ("10", "011", "000", "01"&x"00", "00"&x"00", "00"&x"00", "00"&x"00",
   "00"&x"00","00"&x"00","00"&x"ec","00"&x"62"), -- CRphi(3,0, pi/8)
  ("01", "000", "001","00"&x"b5","00"&x"00","00"&x"b5","00"&x"00",
   "00"&x"b5", "00"&x"00", "11"&x"4b", "00"&x"00"), -- H(1)
  ("10", "010", "001", "01"&x"00", "00"&x"00", "00"&x"00", "00"&x"00",
   "00"&x"00", "00"&x"00", "00"&x"00", "01"&x"00"), -- CRphi(2,1, pi/2)
  ("10", "011", "001", "01"&x"00", "00"&x"00", "00"&x"00", "00"&x"00",
   "00"&x"00","00"&x"00","00"&x"b5","00"&x"b5"), -- CRphi(3,1, pi/4)
  ("01", "000", "010", "00"&x"b5", "00"&x"00", "00"&x"b5", "00"&x"00",
   "00"&x"b5", "00"&x"00", "11"&x"4b", "00"&x"00"), -- H(2)
  ("10", "011", "010", "01"&x"00", "00"&x"00", "00"&x"00", "00"&x"00",
   "00"&x"00","00"&x"00","00"&x"00","01"&x"00"), -- CRphi(3,2, pi/2)
  ("01", "000", "011", "00"&x"b5", "00"&x"00", "00"&x"b5", "00"&x"00",
   "00"&x"b5", "00"&x"00", "11"&x"4b", "00"&x"00"), -- H(3)
  others => ("11","000","000","00"&x"00","00"&x"00","00"&x"00","00"&x"00",
    "00"&x"00", "00"&x"00", "00"&x"00", "00"&x"00") -- end
  );
begin
   rom: process (address M)
     variable i: natural;
     variable form instruction: format;
   begin
     i := conv integer(address M);
     form instruction := contents(i);
```

```
instruction <= form_instruction.op & form_instruction.l
    & form_instruction.k & form_instruction.ar & form_instruction.ai
    & form_instruction.br & form_instruction.bi & form_instruction.cr
    & form_instruction.ci & form_instruction.dr & form_instruction.di;
    end process;
end behavior;</pre>
```

The simulation result is shown in Fig.3. The final state is

```
0.2421875 |00000>
+ (- 0.24609375) |00010>
+ (0.2421875i) |00100>
+ (0.24609375i) |00110>
+ (- 0.1796875 - 0.1796875i) |01000\
+ (0.17578125 + 0.17578125i) |01010>
+ (0.17578125 - 0.1796875i) |01100>
+ (- 0.1796875 + 0.17578125 i) |01110>
+ (- 0.09765625 + 0.22265625i) |10000\
+ (0.09375 - 0.2265625i) |10010\
+ (- 0.2265625 - 0.09765625i) |10100\
+ (0.22265625 + 0.09765625i) |10110>
+ (0.22265625 - 0.10546875i) |11000>
+ (-0.2265625 + 0.1015625i) |11010>
+ (0.1015625 + 0.22265625i) |11100>
+ (- 0.10546875 - 2265625i) |11110>
```

Equivalently (by permuting the rows), the final state is

```
0.2421875 |00000>
+ (- 0.09765625 + 0.22265625i) |10000>
+ (- 0.1796875 - 0.1796875i) |01000\
+ (0.22265625 - 0.10546875i) |11000\
+ (0.2421875i) |00100>
+ (- 0.2265625 - 0.09765625i) |10100\
+ (0.17578125 - 0.1796875i) |01100>
+ (0.1015625 + 0.22265625i) |11100\
+ (- 0.24609375) |00010>
+ (0.09375 - 0.2265625i) |10010\
+ (0.17578125 + 0.17578125i) |01010}
+ (-0.2265625 + 0.1015625i) |11010\
+ (- 0.24609375i) |00110>
+ (0.22265625 + 0.09765625i) |10110>
+ (- 0.1796875 + 0.17578125 i) |01110>
+ (- 0.10546875 - 2265625i) |11110>
```

Apart from small inaccuracy errors – the computations are performed with only eight fractional bits – the results are the same as in [1], Sec.2.4.




Figure 3 Fourier transform simulation

References

- [1] Nota 10, Digital emulation of quantum circuits, TR 1.
- $\label{eq:continuous} \textbf{[2] Nota 9, Digital emulation of 3-qubit quantum circuits.}$