#### ANEXO I

## CÓDIGOS DESENVOLVIDOS NO PROJETO

# AluControl (Controle da Unidade Lógica-Aritmética)

```
LIBRARY ieee;
USE ieee.std_logic_1164.ALL;
USE ieee.std_logic_unsigned.ALL;
USE ieee.numeric_std.ALL;
ENTITY AluControl IS
    PORT (
        ALU_OP : IN STD_LOGIC_VECTOR(0 TO 2);
        FUNCT : IN STD_LOGIC_VECTOR(0 TO 5);
        ULA_CODE : OUT STD_LOGIC_VECTOR(0 TO 1)
    );
END AluControl;
ARCHITECTURE AC OF AluControl IS
BEGIN
    PROCESS (ALU_OP, FUNCT)
    BEGIN
        -- I-TYPE - LW and SW
        IF (ALU_OP = "000") THEN
            ULA_CODE <= "00";
        END IF;
        -- I-TYPE - BEQ
        IF (ALU_OP = "001") THEN
            ULA_CODE <= "01";
        END IF;
        -- R-TYPE
        IF (ALU_OP = "010") THEN
            IF (FUNCT = "100000") THEN
                ULA_CODE <= "00";
            END IF;
            IF (FUNCT = "100010") THEN
                ULA_CODE <= "01";
            END IF;
            IF (FUNCT = "100100") THEN
                ULA_CODE <= "10";
            END IF;
```

```
IF (FUNCT = "100101") THEN
                ULA_CODE <= "11";
            END IF;
        END IF;
        -- I-TYPE ARITHMETHIC
        -- SOMA
        IF (ALU_OP = "011") THEN
           ULA_CODE <= "00";
        END IF;
        -- SUB
        IF (ALU_OP = "100") THEN
           ULA_CODE <= "01";
        END IF;
        -- AND
        IF (ALU_OP = "101") THEN
           ULA_CODE <= "10";
        END IF;
        -- OR
        IF (ALU_OP = "111") THEN
           ULA_CODE <= "11";
        END IF;
    END PROCESS;
END AC;
```

## ControlUnit (Unidade de Controle)

```
LIBRARY ieee;
USE ieee.std_logic_1164.ALL;
USE ieee.std_logic_unsigned.ALL;
USE ieee.numeric_std.ALL;
ENTITY ControlUnit IS
    PORT (
        -- POSITION: (0: RegWrite, 1: MEMtoREG)
        WB : OUT STD LOGIC VECTOR(0 TO 1) := "00";
        -- POSITION: (0: BRANCH, 1: MEMRead, 2: MEMWrite)
        MEM : OUT STD_LOGIC_VECTOR(0 TO 2) := "000";
        -- POSITION: (0: REGDst, 1,2,3: ALUop, 4: ALUsrc) (X0010)
        EX : OUT STD LOGIC VECTOR(0 TO 4) := "00000";
        -- SIGNAL FOR ChOOSE PC INPUT
        SIGNAL_JUMP : OUT STD_LOGIC_VECTOR(0 TO 1) := "00";
        INSTRUCTION: IN STD LOGIC VECTOR(0 TO 31)
    );
END ControlUnit;
ARCHITECTURE UC OF ControlUnit IS
BEGIN
    PROCESS (INSTRUCTION)
    BEGIN
        CASE INSTRUCTION(0 TO 5) IS
                --ok
            WHEN "000001" => --TYPE R
                WB <= "11";
                MEM <= "0X0";
                EX <= "10100";
                SIGNAL JUMP <= "00";
                --ok
            WHEN "000010" => --TYPE I ADD
                WB <= "11";
                MEM <= "0X0";
                EX <= "00111";
                SIGNAL_JUMP <= "00";
                --ok
            WHEN "000011" => --TYPE I SUB
                WB <= "11";
                MEM <= "0X0";
                EX <= "01001";
                SIGNAL_JUMP <= "00";
                --ok
            WHEN "000100" => --TYPE I AND
```

```
WB <= "11";
    MEM <= "0X0";
    EX <= "01011";
    SIGNAL_JUMP <= "00";
    --ok
WHEN "000101" => --TYPE I OR
    WB <= "11";
    MEM <= "0X0";
    EX <= "01111";
    SIGNAL_JUMP <= "00";
WHEN "000110" => --LW
    WB <= "10";
    MEM <= "010";
    EX <= "00001";
    SIGNAL_JUMP <= "00";
    --ok
WHEN "000111" => --SW
    WB <= "0X";
    MEM <= "001";
    EX <= "00001";
    SIGNAL_JUMP <= "00";
    --ok
WHEN "001000" => --Beq
    WB <= "0X";
    MEM <= "100";
    EX <= "X0010";
    SIGNAL_JUMP <= "00";
    --ok
WHEN "001001" => --Jump
    WB <= "00";
    MEM <= "000";
    EX <= "XXXXXX";
    SIGNAL_JUMP <= "01";
    --ok
WHEN "001010" => --Jr
    WB <= "00";
    MEM <= "000";
    EX <= "XXXXX";
    SIGNAL_JUMP <= "10";
WHEN "000000" => -- NOP
    WB <= "00";
    MEM <= "000";
    EX <= "XXXXXX";
    SIGNAL JUMP <= "00";
WHEN OTHERS =>
    WB <= "00";
    MEM <= "0X0";
```

# PCIncrement (Incremento do Contador de Programas)

# ProgramCounter (Contador de Programas)

```
LIBRARY IEEE;
USE IEEE.STD_LOGIC_1164.ALL;
USE IEEE.STD_LOGIC_UNSIGNED.ALL;
USE IEEE.NUMERIC_STD.ALL;
ENTITY ProgramCounter IS
   PORT (
       CLOCK : IN STD_LOGIC;
       PC_INC : IN STD_LOGIC_VECTOR(0 TO 31);
       000000"
   );
END ProgramCounter;
ARCHITECTURE PC OF ProgramCounter IS
BEGIN
   PROCESS (CLOCK, PC_INC)
   BEGIN
       IF (CLOCK'EVENT AND CLOCK = '1') THEN
          PC <= PC_INC;</pre>
       END IF;
   END PROCESS;
END;
```

# ShiftLeft (Deslocamento Lógico à Esquerda)

```
LIBRARY IEEE;
USE IEEE.STD_LOGIC_1164.ALL;
USE IEEE.STD_LOGIC_UNSIGNED.ALL;
USE IEEE.NUMERIC_STD.ALL;
ENTITY ShiftLeft IS
    PORT (
        A : IN STD_LOGIC_VECTOR (0 TO 31); -
- Our data that will be shifted
        X : OUT STD_LOGIC_VECTOR(0 TO 31) -
- Where our shifted data will be stored
    );
END ShiftLeft;
ARCHITECTURE SL OF ShiftLeft IS
BEGIN
    X \leftarrow A(2 TO 31) & "00"; -
- Concats the first 30 bits of our data with "00"
END;
```

# ShiftLeft2\_26to28 (Deslocamento Lógico à Esquerda 26 p/ 28 bits)

```
LIBRARY IEEE;
USE IEEE.STD_LOGIC_1164.ALL;
USE IEEE.STD_LOGIC_UNSIGNED.ALL;
USE IEEE.NUMERIC_STD.ALL;
ENTITY ShiftLeft2_26to28 IS
    PORT (
        A : IN STD_LOGIC_VECTOR (0 TO 25); -
- Our data that will be shifted
        X : OUT STD_LOGIC_VECTOR(0 TO 27) -
- Where our shifted data will be stored
    );
END ShiftLeft2_26to28;
ARCHITECTURE SL OF ShiftLeft2_26to28 IS
BEGIN
    X \leftarrow A(0 \ TO \ 25) \& "00"; -
- Concats the first 30 bits of our data with "00"
END;
```

## DataMemory (Memória de Dados)

```
LIBRARY IEEE;
USE IEEE.STD_LOGIC_1164.ALL;
USE IEEE.STD_LOGIC_UNSIGNED.ALL;
USE IEEE.NUMERIC_STD.ALL;
ENTITY DataMemory IS
    PORT (
        ADDRESS : IN STD_LOGIC_VECTOR(0 TO 31);
        CLOCK : IN STD_LOGIC;
        MEM_WRITE : IN STD_LOGIC;
        WRITE_DATA : IN STD_LOGIC_VECTOR(0 TO 31);
        MEM_READ : IN STD_LOGIC;
        READ_DATA : OUT STD_LOGIC_VECTOR(0 TO 31));
END DataMemory;
ARCHITECTURE MEM OF DataMemory IS
    TYPE MEM TYPE IS ARRAY(0 TO 400) OF STD LOGIC VECTOR(0 TO 7);
    SIGNAL MEMORY : MEM TYPE;
BEGIN
    PROCESS (CLOCK)
    BEGIN
        IF (CLOCK'EVENT AND CLOCK = '1') THEN
            IF (MEM_WRITE = '1') THEN
                MEMORY(TO_INTEGER(UNSIGNED(ADDRESS))) <= WRITE_DATA(0 TO</pre>
7);
                MEMORY(TO INTEGER(UNSIGNED(ADDRESS)) + 1) <= WRITE DATA(8</pre>
TO 15);
                MEMORY(TO INTEGER(UNSIGNED(ADDRESS)) + 2) <= WRITE DATA(1</pre>
6 TO 23);
                MEMORY(TO INTEGER(UNSIGNED(ADDRESS)) + 3) <= WRITE DATA(2</pre>
4 TO 31);
            END IF;
            IF (MEM_READ = '1') THEN
                READ DATA <= MEMORY(TO INTEGER(UNSIGNED(ADDRESS))) &</pre>
                    MEMORY(TO_INTEGER(UNSIGNED(ADDRESS)) + 1) &
                    MEMORY(TO INTEGER(UNSIGNED(ADDRESS)) + 2) &
                    MEMORY(TO INTEGER(UNSIGNED(ADDRESS)) + 3);
            ELSE
```

# InstructionMemory (Memória de Instrução)

```
LIBRARY IEEE;
USE IEEE.STD_LOGIC_1164.ALL;
USE IEEE.STD_LOGIC_UNSIGNED.ALL;
USE IEEE.NUMERIC_STD.ALL;
ENTITY InstructionMemory IS
   PORT (
       ADDRESS : IN STD_LOGIC_VECTOR(0 TO 31);
       000000000000000000"
   );
END InstructionMemory;
ARCHITECTURE MEM OF InstructionMemory IS
   TYPE MEM_TYPE IS ARRAY(0 TO 400) OF STD_LOGIC_VECTOR(0 TO 7);
   SIGNAL MEMORY : MEM TYPE;
BEGIN
   -- LOADED WITH:
   -- ADDI $2, $2, 8
   -- SW $2, 0($4)
   -- LW $3, 0($4)
   -- ADDI $3, $6, 0
   -- JR $3
   -- Expected result: Infinite 8 times table in $2 register
   -- MEMORY(000) <= "00001000";
   -- MEMORY(001) <= "01000010";
    -- MEMORY(002) <= "00000000";
   -- MEMORY(003) <= "00001000";
   -- MEMORY(004) <= "00000000";
   -- MEMORY(005) <= "00000000";
   -- MEMORY(006) <= "00000000";
   -- MEMORY(007) <= "00000000";
   -- MEMORY(008) <= "00000000";
   -- MEMORY(009) <= "00000000";
   -- MEMORY(010) <= "00000000";
   -- MEMORY(011) <= "00000000";
   -- MEMORY(012) <= "00000000";
```

```
-- MEMORY(013) <= "00000000";
-- MEMORY(014) <= "00000000";
-- MEMORY(015) <= "00000000";
-- MEMORY(016) <= "00011100";
-- MEMORY(017) <= "10000010";
-- MEMORY(018) <= "00000000";
-- MEMORY(019) <= "00000000";
-- MEMORY(020) <= "00000000";
-- MEMORY(021) <= "00000000";
-- MEMORY(022) <= "00000000";
-- MEMORY(023) <= "00000000";
-- MEMORY(024) <= "00000000";
-- MEMORY(025) <= "00000000";
-- MEMORY(026) <= "00000000";
-- MEMORY(027) <= "00000000";
-- MEMORY(028) <= "00000000";
-- MEMORY(029) <= "00000000";
-- MEMORY(030) <= "00000000";
-- MEMORY(031) <= "00000000";
-- MEMORY(032) <= "00011000";
-- MEMORY(033) <= "10000011";
-- MEMORY(034) <= "00000000";
-- MEMORY(035) <= "00000000";
-- MEMORY(036) <= "00000000";
-- MEMORY(037) <= "00000000";
-- MEMORY(038) <= "00000000";
-- MEMORY(039) <= "00000000";
-- MEMORY(040) <= "00000000";
-- MEMORY(041) <= "00000000";
-- MEMORY(042) <= "00000000";
-- MEMORY(043) <= "00000000";
-- MEMORY(044) <= "00000000";
-- MEMORY(045) <= "00000000";
-- MEMORY(046) <= "00000000";
-- MEMORY(047) <= "00000000";
-- MEMORY(048) <= "00000000";
-- MEMORY(049) <= "00000000";
-- MEMORY(050) <= "00000000";
-- MEMORY(051) <= "00000000";
```

```
-- MEMORY(052) <= "00000000";
-- MEMORY(053) <= "00000000";
-- MEMORY(054) <= "00000000";
-- MEMORY(055) <= "00000000";
-- MEMORY(056) <= "00000000";
-- MEMORY(057) <= "00000000";
-- MEMORY(058) <= "00000000";
-- MEMORY(059) <= "00000000";
-- MEMORY(060) <= "00001000";
-- MEMORY(061) <= "11000011";
-- MEMORY(062) <= "00000000";
-- MEMORY(063) <= "00000000";
-- MEMORY(064) <= "00000000";
-- MEMORY(065) <= "00000000";
-- MEMORY(066) <= "00000000";
-- MEMORY(067) <= "00000000";
-- MEMORY(068) <= "00000000";
-- MEMORY(069) <= "00000000";
-- MEMORY(070) <= "00000000";
-- MEMORY(071) <= "00000000";
-- MEMORY(072) <= "00000000";
-- MEMORY(073) <= "00000000";
-- MEMORY(074) <= "00000000";
-- MEMORY(075) <= "00000000";
-- MEMORY(076) <= "00000000";
-- MEMORY(077) <= "00000000";
-- MEMORY(078) <= "00000000";
-- MEMORY(079) <= "00000000";
-- MEMORY(080) <= "00101000";
-- MEMORY(081) <= "01100000";
-- MEMORY(082) <= "00000000";
-- MEMORY(083) <= "00000000";
-- LOADED WITH:
-- ORI $1, $1, 5
-- ADDI $3, $3, 7
-- J NEXT INSTR
-- SUBI $4, $1, 1
```

```
-- NEXT_INSTR:
-- AND $3, $3, $1
-- Expected result: 5 in register 3 and 0 in register 2
MEMORY(000) <= "00010100";
MEMORY(001) <= "00100001";
MEMORY(002) <= "00000000";
MEMORY(003) <= "00000101";
MEMORY(004) <= "00000000";
MEMORY(005) <= "00000000";
MEMORY(006) <= "00000000";
MEMORY(007) <= "00000000";
MEMORY(008) <= "00000000";
MEMORY(009) <= "00000000";
MEMORY(010) <= "00000000";
MEMORY(011) <= "00000000";
MEMORY(012) <= "00000000";
MEMORY(013) <= "00000000";
MEMORY(014) <= "00000000";
MEMORY(015) <= "00000000";
MEMORY(016) <= "00000000";
MEMORY(017) <= "00000000";
MEMORY(018) <= "00000000";
MEMORY(019) <= "00000000";
MEMORY(020) <= "00001000";
MEMORY(021) <= "01100011";
MEMORY(022) <= "00000000";
MEMORY(023) <= "00000111";
MEMORY(024) <= "00000000";
MEMORY(025) <= "00000000";
MEMORY(026) <= "00000000";
MEMORY(027) <= "00000000";
MEMORY(028) <= "00000000";
MEMORY(029) <= "00000000";
MEMORY(030) <= "00000000";
MEMORY(031) <= "00000000";
MEMORY(032) <= "00000000";
MEMORY(033) <= "00000000";
MEMORY(034) <= "00000000";
MEMORY(035) <= "00000000";
```

```
MEMORY(036) <= "00100100";
MEMORY(037) <= "00000000";
MEMORY(038) <= "00000000";
MEMORY(039) <= "00010011";
MEMORY(040) <= "00000000";
MEMORY(041) <= "00000000";
MEMORY(042) <= "00000000";
MEMORY(043) <= "00000000";
MEMORY(044) <= "00000000";
MEMORY(045) <= "00000000";
MEMORY(046) <= "00000000";
MEMORY(047) <= "00000000";
MEMORY(048) <= "00000000";
MEMORY(049) <= "00000000";
MEMORY(050) <= "00000000";
MEMORY(051) <= "00000000";
MEMORY(052) <= "00000000";
MEMORY(053) <= "00000000";
MEMORY(054) <= "00000000";
MEMORY(055) <= "00000000";
MEMORY(056) <= "00001100";
MEMORY(057) <= "00100010";
MEMORY(058) <= "00000000";
MEMORY(059) <= "00000001";
MEMORY(060) <= "00000000";
MEMORY(061) <= "00000000";
MEMORY(062) <= "00000000";
MEMORY(063) <= "00000000";
MEMORY(064) <= "00000000";
MEMORY(065) <= "00000000";
MEMORY(066) <= "00000000";
MEMORY(067) <= "00000000";
MEMORY(068) <= "00000000";
MEMORY(069) <= "00000000";
MEMORY(070) <= "00000000";
MEMORY(071) <= "00000000";
MEMORY(072) <= "00000000";
MEMORY(073) <= "00000000";
MEMORY(074) <= "00000000";
```

```
MEMORY(075) <= "00000000";
MEMORY(076) <= "00000000";
MEMORY(077) <= "00000000";
MEMORY(078) <= "00000000";
MEMORY(079) <= "00000000";
MEMORY(080) <= "00000100";
MEMORY(081) <= "01100001";
MEMORY(082) <= "00011000";
MEMORY(083) <= "00100100";
-- LOADED WITH:
-- ADDI $1, $1, 5
-- ADD $2, $2, $1
-- LOOP:
-- ADDI $1, $1, 5
     ADDI $3, $3, 1
      BEQ $3, $2, J_SUB
      J LOOP
-- J_SUB:
--
      SUB $1, $3, $1
-- Expected result: 25 in $1 register
-- MEMORY(000) <= "00001000";
-- MEMORY(001) <= "00100001";
-- MEMORY(002) <= "00000000";
-- MEMORY(003) <= "00000101";
-- MEMORY(004) <= "00000000";
-- MEMORY(005) <= "00000000";
-- MEMORY(006) <= "00000000";
-- MEMORY(007) <= "00000000";
-- MEMORY(008) <= "00000000";
-- MEMORY(009) <= "00000000";
-- MEMORY(010) <= "00000000";
-- MEMORY(011) <= "00000000";
-- MEMORY(012) <= "00000000";
-- MEMORY(013) <= "00000000";
-- MEMORY(014) <= "00000000";
-- MEMORY(015) <= "00000000";
```

```
-- MEMORY(016) <= "00000100";
-- MEMORY(017) <= "01000001";
-- MEMORY(018) <= "00010000";
-- MEMORY(019) <= "00100000";
-- MEMORY(020) <= "00000000";
-- MEMORY(021) <= "00000000";
-- MEMORY(022) <= "00000000";
-- MEMORY(023) <= "00000000";
-- MEMORY(024) <= "00000000";
-- MEMORY(025) <= "00000000";
-- MEMORY(026) <= "00000000";
-- MEMORY(027) <= "00000000";
-- MEMORY(028) <= "00000000";
-- MEMORY(029) <= "00000000";
-- MEMORY(030) <= "00000000";
-- MEMORY(031) <= "00000000";
-- MEMORY(032) <= "00001000";
-- MEMORY(033) <= "00100001";
-- MEMORY(034) <= "00000000";
-- MEMORY(035) <= "00000101";
-- MEMORY(036) <= "00000000";
-- MEMORY(037) <= "00000000";
-- MEMORY(038) <= "00000000";
-- MEMORY(039) <= "00000000";
-- MEMORY(040) <= "00000000";
-- MEMORY(041) <= "00000000";
-- MEMORY(042) <= "00000000";
-- MEMORY(043) <= "00000000";
-- MEMORY(044) <= "00000000";
-- MEMORY(045) <= "00000000";
-- MEMORY(046) <= "00000000";
-- MEMORY(047) <= "00000000";
-- MEMORY(048) <= "00001000";
-- MEMORY(049) <= "01100011";
-- MEMORY(050) <= "00000000";
-- MEMORY(051) <= "00000001";
-- MEMORY(052) <= "00000000";
-- MEMORY(053) <= "00000000";
-- MEMORY(054) <= "00000000";
-- MEMORY(055) <= "00000000";
```

```
-- MEMORY(056) <= "00000000";
-- MEMORY(057) <= "00000000";
-- MEMORY(058) <= "00000000";
-- MEMORY(059) <= "00000000";
-- MEMORY(060) <= "00000000";
-- MEMORY(061) <= "00000000";
-- MEMORY(062) <= "00000000";
-- MEMORY(063) <= "00000000";
-- MEMORY(064) <= "00100000";
-- MEMORY(065) <= "01100010";
-- MEMORY(066) <= "00000000";
-- MEMORY(067) <= "00000110";
-- MEMORY(068) <= "00000000";
-- MEMORY(069) <= "00000000";
-- MEMORY(070) <= "00000000";
-- MEMORY(071) <= "00000000";
-- MEMORY(072) <= "00000000";
-- MEMORY(073) <= "00000000";
-- MEMORY(074) <= "00000000";
-- MEMORY(075) <= "00000000";
-- MEMORY(076) <= "00000000";
-- MEMORY(077) <= "00000000";
-- MEMORY(078) <= "00000000";
-- MEMORY(079) <= "00000000";
-- MEMORY(080) <= "00000000";
-- MEMORY(081) <= "00000000";
-- MEMORY(082) <= "00000000";
-- MEMORY(083) <= "00000000";
-- MEMORY(084) <= "00100100";
-- MEMORY(085) <= "00000000";
-- MEMORY(086) <= "00000000";
-- MEMORY(087) <= "00000111";
-- MEMORY(088) <= "00000000";
-- MEMORY(089) <= "00000000";
-- MEMORY(090) <= "00000000";
-- MEMORY(091) <= "00000000";
-- MEMORY(092) <= "00000000";
-- MEMORY(093) <= "00000000";
-- MEMORY(094) <= "00000000";
```

```
-- MEMORY(095) <= "00000000";

--
-- MEMORY(096) <= "00000100";

-- MEMORY(097) <= "00100010";

-- MEMORY(098) <= "00001000";

-- MEMORY(099) <= "00100010";

PROCESS (ADDRESS)

BEGIN

INSTRUCTION <= MEMORY(TO_INTEGER(UNSIGNED(ADDRESS))) &

MEMORY(TO_INTEGER(UNSIGNED(ADDRESS)) + 1) &

MEMORY(TO_INTEGER(UNSIGNED(ADDRESS)) + 2) &

MEMORY(TO_INTEGER(UNSIGNED(ADDRESS)) + 3);

END PROCESS;

END;
```

### Alu (Unidade Lógica-Aritmética)

```
LIBRARY IEEE;
USE IEEE.STD_LOGIC_1164.ALL;
USE IEEE.STD_LOGIC_UNSIGNED.ALL;
USE IEEE.NUMERIC_STD.ALL;
ENTITY Alu IS
   PORT (
       A : IN STD_LOGIC_VECTOR(0 TO 31); -- REGISTER
       B : IN STD_LOGIC_VECTOR(0 TO 31); -- REGISTER
       ALU_CODE : IN STD_LOGIC_VECTOR(0 TO 1); -
- CODE OF THE ARITHMETIC OPERATION OPTION
       ALU_OUT : OUT STD_LOGIC_VECTOR(0 TO 31); -
- WHERE WE WILL STORE THE RESULT OF THE ARITHMETIC OPERATION
       ZERO : OUT STD_LOGIC);
END Alu;
ARCHITECTURE ALU OF Alu IS
   SIGNAL AUX : STD_LOGIC_VECTOR(0 TO 31);
BEGIN
   PROCESS (A, B, ALU_CODE)
   BEGIN
       -- SWITCH CASE TO DO THE RIGHT OPERATION BASED IN ALU CODE
       CASE ALU_CODE IS
          WHEN "00" => AUX <= A + B;
          WHEN "01" => AUX <= A - B;
          WHEN "10" => AUX <= A AND B;
          WHEN "11" => AUX <= A OR B;
          END CASE;
       ZERO <= '1';
       ELSE
          ZERO <= '0';
       END IF;
       ALU_OUT <= AUX;
   END PROCESS;
END ALU;
```

# SignExtend (Extensor de Sinal)

## Mux\_2to1\_5b (Multiplexador 2 para 1)

```
LIBRARY IEEE;
USE IEEE.STD_LOGIC_1164.ALL;
USE IEEE.STD_LOGIC_UNSIGNED.ALL;
USE IEEE.NUMERIC_STD.ALL;
ENTITY Mux_2to1_5b IS
    GENERIC (DATA_SIZE : INTEGER := 5); -
- Generic data size to ensure that we can receive any size data
        CONTROL : IN STD_LOGIC; -- Controller to select the desired data
        A : IN STD_LOGIC_VECTOR (0 TO DATA_SIZE - 1); -
- The first data option
        B : IN STD_LOGIC_VECTOR (0 TO DATA_SIZE - 1); -
- The second data option
        X : OUT STD_LOGIC_VECTOR (0 TO DATA_SIZE - 1)); -
- Will be the selected data
END Mux_2to1_5b;
ARCHITECTURE MUX OF Mux_2to1_5b IS
    -- If control equals 0 then A, else B
    X <= A WHEN (CONTROL = '0') ELSE B;
END MUX;
```

## Mux\_2to1\_32b (Multiplexador 2 para 1)

```
LIBRARY IEEE;
USE IEEE.STD_LOGIC_1164.ALL;
USE IEEE.STD_LOGIC_UNSIGNED.ALL;
USE IEEE.NUMERIC_STD.ALL;
ENTITY Mux_2to1_32b IS
    GENERIC (DATA_SIZE : INTEGER := 32); -
- Generic data size to ensure that we can receive any size data
        CONTROL : IN STD_LOGIC; -- Controller to select the desired data
        A : IN STD_LOGIC_VECTOR (0 TO DATA_SIZE - 1); -
- The first data option
        B : IN STD_LOGIC_VECTOR (0 TO DATA_SIZE - 1); -
- The second data option
        X : OUT STD_LOGIC_VECTOR (0 TO DATA_SIZE - 1)); -
- Will be the selected data
END Mux_2to1_32b;
ARCHITECTURE MUX OF Mux_2to1_32b IS
    -- If control equals 0 then A, else B
    X <= A WHEN (CONTROL = '0') ELSE B;
END;
```

## Generic3to1Mux (Multiplexador 3 para 1)

```
LIBRARY IEEE;
USE IEEE.STD_LOGIC_1164.ALL;
USE IEEE.STD_LOGIC_UNSIGNED.ALL;
USE IEEE.NUMERIC_STD.ALL;
ENTITY Generic3to1Mux IS
    GENERIC (DATA_SIZE : INTEGER := 32); -
- Generic data size to ensure that we can receive any size data
        JUMP_SIGNAL : IN STD_LOGIC_VECTOR (0 TO 1); -
- Controller to select the desired data
        A, B, C : IN STD_LOGIC_VECTOR (0 TO DATA_SIZE - 1); -
- The first, second and third data option
        X : OUT STD_LOGIC_VECTOR (0 TO DATA_SIZE - 1)); -
- Will be the selected data
END Generic3to1Mux;
ARCHITECTURE MUX OF Generic3to1Mux IS
BEGIN
    WITH JUMP_SIGNAL SELECT
        -- If control equals 0 then A, If equal 1 then B, else C
        X \leftarrow A WHEN "00",
        B WHEN "01",
        C WHEN OTHERS;
END MUX;
```

### FileRegister (Registrador de Arquivos)

```
LIBRARY IEEE;
USE IEEE.STD LOGIC 1164.ALL;
USE IEEE.STD_LOGIC_UNSIGNED.ALL;
USE IEEE.NUMERIC_STD.ALL;
ENTITY FileRegister IS
    PORT (
        -- IN --
        REGWRITE : IN STD_LOGIC;
        CLOCK : IN STD_LOGIC;
        READ_REGISTER_1 : IN STD_LOGIC_VECTOR(0 TO 4);
        READ_REGISTER_2 : IN STD_LOGIC_VECTOR(0 TO 4);
        WRITE REGISTER: IN STD LOGIC VECTOR(0 TO 4);
        WRITE_DATA : IN STD_LOGIC_VECTOR(0 TO 31);
        -- OUT --
        READ_DATA_1 : OUT STD_LOGIC_VECTOR(0 TO 31);
        READ DATA 2 : OUT STD LOGIC VECTOR(0 TO 31);
        DEB FILE REG 1 : OUT STD LOGIC VECTOR(0 TO 31);
        DEB_FILE_REG_2 : OUT STD_LOGIC_VECTOR(0 TO 31);
        DEB FILE REG 3 : OUT STD LOGIC VECTOR(0 TO 31);
        DEB_FILE_REG_AUX : OUT STD_LOGIC);
END FileRegister;
ARCHITECTURE REGS OF FileRegister IS
    TYPE REGISTER TYPE IS ARRAY(0 TO 31) OF STD LOGIC VECTOR(0 TO 31);
    SIGNAL REGISTERS : REGISTER_TYPE;
BEGIN
    DEB FILE REG 1 <= REGISTERS(1);</pre>
    DEB FILE REG 2 <= REGISTERS(2);</pre>
    DEB_FILE_REG_3 <= REGISTERS(3);</pre>
    PROCESS (CLOCK)
    BEGIN
        IF (CLOCK'EVENT AND CLOCK = '1' AND REGWRITE = '1' AND NOT (WRITE
_REGISTER = "00000")) THEN
            DEB_FILE_REG_AUX <= '1';</pre>
            REGISTERS(TO_INTEGER(UNSIGNED(WRITE_REGISTER))) <= WRITE_DATA</pre>
        END IF;
    END PROCESS;
    READ_DATA_1 <= REGISTERS(TO_INTEGER(UNSIGNED(READ_REGISTER_1)));</pre>
    READ DATA 2 <= REGISTERS(TO INTEGER(UNSIGNED(READ REGISTER 2)));</pre>
END;
```

## Reg\_Pipe\_IFID (Registrador de Pipeline - Estágio IF/ID)

```
LIBRARY IEEE;
USE IEEE.STD_LOGIC_1164.ALL;
USE IEEE.STD_LOGIC_UNSIGNED.ALL;
USE IEEE.NUMERIC_STD.ALL;
- This component implements a pipeline register, in this case (is the) fi
rst register of the first stage
ENTITY Reg_Pipe_IFID IS
   PORT (
      -- IN --
      CLOCK : IN STD_LOGIC;
      IN_PC_MAIS_4 : IN STD_LOGIC_VECTOR(0 TO 31); -- PC Increment
      IN_INSTR_MEM : IN STD_LOGIC_VECTOR(0 TO 31); -- Instruction
       -- OUT --
      000000000000000000"; -- Out PC Increment
      000000000000000000"); -- Out instruction
END Reg_Pipe_IFID;
ARCHITECTURE REG_PIPE OF Reg_Pipe_IFID IS
BEGIN
   PROCESS (CLOCK)
   BEGIN
       IF (CLOCK'EVENT AND CLOCK = '1') THEN
          OUT_INSTR_MEM <= IN_INSTR_MEM;
          OUT PC MAIS 4 <= IN PC MAIS 4;
      END IF;
   END PROCESS;
END;
```

```
LIBRARY IEEE;
USE IEEE.STD LOGIC 1164.ALL;
USE IEEE.STD_LOGIC_UNSIGNED.ALL;
USE IEEE.NUMERIC_STD.ALL;
ENTITY Reg Pipe IDEX IS
   PORT (
      -- IN --
      CLOCK : IN STD_LOGIC;
      IDEX_IN_WB : IN STD_LOGIC_VECTOR(0 TO 1); -
- POSITION: (0 - RegWrite, 1 - MEMtoREG)
      IDEX_IN_MEM : IN STD_LOGIC_VECTOR(0 TO 2); -
- POSITION: (0 - BRANCH, 1 - MEMRead, 2- MEMWrite)
      IDEX_IN_EX : IN STD_LOGIC_VECTOR(0 TO 4); -
- POSITION: (0 - REGDst, 1,2 - ALUOp(2bits), 3 - ALUSrc)
      IDEX_IN_PC : IN STD_LOGIC_VECTOR(0 TO 31); -- PC+4
      IDEX IN READ1 : IN STD LOGIC VECTOR(0 TO 31); -- READ 1
      IDEX IN READ2 : IN STD LOGIC VECTOR(0 TO 31); -- READ 2
      IDEX_IN_IMED : IN STD_LOGIC_VECTOR(0 TO 31); -- IMMEDIATE
      IDEX IN RT : IN STD LOGIC VECTOR(0 TO 4); -- RT REGISTER ID
      IDEX_IN_RD : IN STD_LOGIC_VECTOR(0 TO 4); -- RD REGISTER ID
      -- OUT --
      IDEX OUT WB : OUT STD LOGIC VECTOR(0 TO 1) := "00";
      IDEX_OUT_MEM : OUT STD_LOGIC_VECTOR(0 TO 2) := "000";
      IDEX OUT EX : OUT STD LOGIC VECTOR(0 TO 4) := "00000";
      0000000000000000";
      IDEX OUT RT : OUT STD LOGIC VECTOR(0 TO 4) := "00000";
      IDEX OUT RD : OUT STD LOGIC VECTOR(0 TO 4) := "00000");
END Reg_Pipe_IDEX;
ARCHITECTURE REG PIPE OF Reg Pipe IDEX IS
BEGIN
   PROCESS (CLOCK)
   BEGIN
      IF (CLOCK'EVENT AND CLOCK = '1') THEN
          IDEX OUT WB <= IDEX IN WB;</pre>
          IDEX OUT MEM <= IDEX IN MEM;</pre>
```

```
IDEX_OUT_EX <= IDEX_IN_EX;
IDEX_OUT_PC <= IDEX_IN_PC;
IDEX_OUT_READ1 <= IDEX_IN_READ1;
IDEX_OUT_READ2 <= IDEX_IN_READ2;
IDEX_OUT_IMED <= IDEX_IN_IMED;
IDEX_OUT_RT <= IDEX_IN_RT;
IDEX_OUT_RD <= IDEX_IN_RD;
END IF;
END PROCESS;
END;</pre>
```

```
LIBRARY IEEE;
USE IEEE.STD LOGIC 1164.ALL;
USE IEEE.STD_LOGIC_UNSIGNED.ALL;
USE IEEE.NUMERIC_STD.ALL;
ENTITY Reg_Pipe_EXMEM IS
    PORT (
        -- IN --
        CLOCK : IN STD_LOGIC;
        EXMEM_IN_ZERO : IN STD_LOGIC; -
- ALU RESULTS EQUALS TO ZERO SIGNAL
        EXMEM_IN_WB : IN STD_LOGIC_VECTOR(0 TO 1); -
- POSITION: (0 - RegWrite, 1 - MEMtoREG)
        EXMEM_IN_MEM : IN STD_LOGIC_VECTOR(0 TO 2); -
- POSITION: (0 - BRANCH, 1- MEMRead, 2 - MEMWrite)
        EXMEM_IN_RESULT_ADDER : IN STD_LOGIC_VECTOR(0 TO 31); -
- ADDER RESULT
        EXMEM IN RESULT ULA: IN STD LOGIC VECTOR(0 TO 31); -- ALU RESULT
        EXMEM_IN_READ2 : IN STD_LOGIC_VECTOR(0 TO 31); -- READ
        EXMEM IN REGDST : IN STD LOGIC VECTOR(0 TO 4); -
- EXIT MUX, RT OR RD
        -- OUT --
        EXMEM_OUT_ZERO : OUT STD_LOGIC;
        EXMEM_OUT_WB : OUT STD_LOGIC_VECTOR(0 TO 1);
        EXMEM OUT MEM : OUT STD LOGIC VECTOR(0 TO 2);
        EXMEM_OUT_RESULT_ADDER : OUT STD_LOGIC_VECTOR(0 TO 31);
        EXMEM_OUT_RESULT_ULA : OUT STD_LOGIC_VECTOR(0 TO 31);
        EXMEM OUT READ2 : OUT STD LOGIC VECTOR(0 TO 31);
        EXMEM OUT REGDST : OUT STD LOGIC VECTOR(0 TO 4));
END Reg Pipe EXMEM;
ARCHITECTURE REG PIPE OF Reg Pipe EXMEM IS
BEGIN
    PROCESS (CLOCK)
    BEGIN
        IF (CLOCK'EVENT AND CLOCK = '1') THEN
            EXMEM OUT ZERO <= EXMEM IN ZERO;
            EXMEM OUT WB <= EXMEM IN WB;
            EXMEM OUT MEM <= EXMEM IN MEM;
            EXMEM OUT RESULT ADDER <= EXMEM IN RESULT ADDER;
            EXMEM OUT RESULT ULA <= EXMEM IN RESULT ULA;
            EXMEM OUT READ2 <= EXMEM IN READ2;
            EXMEM OUT REGDST <= EXMEM IN REGDST;
        END IF;
```

END PROCESS;
END REG\_PIPE;

```
LIBRARY IEEE;
USE IEEE.STD_LOGIC_1164.ALL;
USE IEEE.STD_LOGIC_UNSIGNED.ALL;
USE IEEE.NUMERIC_STD.ALL;
ENTITY Reg_Pipe_MEMWB IS
    PORT (
        -- IN --
        CLOCK : IN STD_LOGIC;
        MEMWB_IN_WB : IN STD_LOGIC_VECTOR(0 TO 1); -
- (0 - RegWrite, 1 - MemToReg)
        MEMWB_IN_RESULT_ULA : IN STD_LOGIC_VECTOR(0 TO 31); -- ALU RESULT
        MEMWB_IN_REGDST : IN STD_LOGIC_VECTOR(0 TO 4); -
- The ID of destination register
        MEMWB_IN_READ_DATA : IN STD_LOGIC_VECTOR(0 TO 31); -
- Read data from data memory
        -- OUT --
        MEMWB OUT WB : OUT STD LOGIC VECTOR(0 TO 1); -
- (0 - RegWrite, 1 - MemToReg)
        MEMWB OUT RESULT ULA : OUT STD LOGIC VECTOR(0 TO 31); -
- ALU RESULT
        MEMWB_OUT_REGDST : OUT STD_LOGIC_VECTOR(0 TO 4); -
- The ID of destination register
        MEMWB_OUT_READ_DATA : OUT STD_LOGIC_VECTOR(0 TO 31)); -
- Read data from data memory
END Reg_Pipe_MEMWB;
ARCHITECTURE A OF Reg Pipe MEMWB IS
BEGIN
    PROCESS (CLOCK)
    BEGIN
        IF (CLOCK'EVENT AND CLOCK = '1') THEN
            MEMWB OUT WB <= MEMWB IN WB;
            MEMWB_OUT_RESULT_ULA <= MEMWB_IN_RESULT_ULA;</pre>
            MEMWB OUT REGDST <= MEMWB IN REGDST;
            MEMWB_OUT_READ_DATA <= MEMWB_IN_READ_DATA;</pre>
        END IF;
    END PROCESS;
END A;
```

### Cpu (UNIDADE CENTRAL DE PROCESSAMENTO)

```
LIBRARY IEEE;
USE IEEE.STD_LOGIC_1164.ALL;
USE IEEE.STD_LOGIC_UNSIGNED.ALL;
USE IEEE.NUMERIC_STD.ALL;
ENTITY Cpu IS
    GENERIC (DATA_SIZE : INTEGER := 32); -
- Generic data size to map in components
        CLOCK : IN STD_LOGIC;
        INSTRUCTION_OUT_IFID : OUT STD_LOGIC_VECTOR(0 TO 31);
        DEB_REGS_PC : OUT STD_LOGIC_VECTOR(0 TO 31);
        DEB CONTROL : OUT STD LOGIC;
        DEB_ULA_IN_1 : OUT STD_LOGIC_VECTOR(0 TO 31);
        DEB_ULA_IN_2 : OUT STD_LOGIC_VECTOR(0 TO 31);
        DEB_OUT_ULA : OUT STD_LOGIC_VECTOR(0 TO 31);
        DEB RegDst : OUT STD LOGIC VECTOR(0 TO 4);
        DEB_REG_ULA_IN_1 : OUT STD_LOGIC_VECTOR(0 TO 4);
        DEB_SINAL_MUX_MEMWB : OUT STD_LOGIC;
        DEB_SINAL_REG_WRITE : OUT STD_LOGIC;
        DEB_WRITE_REG : OUT STD_LOGIC_VECTOR(0 TO 4);
        DEB_WRITE_DATA : OUT STD_LOGIC_VECTOR(0 TO 31);
        DEB_FILE_REG_1 : OUT STD_LOGIC_VECTOR(0 TO 31);
        DEB_FILE_REG_2 : OUT STD_LOGIC_VECTOR(0 TO 31);
        DEB FILE REG 3 : OUT STD LOGIC VECTOR(0 TO 31);
        DEB FILE REG AUX : OUT STD LOGIC
    );
END Cpu;
ARCHITECTURE CPU OF Cpu IS
    -- ControlUnit - PORT MAP
    COMPONENT ControlUnit
        PORT (
            WB : OUT STD_LOGIC_VECTOR(0 TO 1);
            MEM : OUT STD LOGIC VECTOR(0 TO 2);
            EX : OUT STD LOGIC VECTOR(0 TO 4);
            SIGNAL JUMP : OUT STD LOGIC VECTOR(0 TO 1);
            INSTRUCTION: IN STD LOGIC VECTOR(0 TO 31)
        );
    END COMPONENT;
    -- AluControl - PORT MAP
```

```
COMPONENT AluControl
    PORT (
        ALU_OP : IN STD_LOGIC_VECTOR(0 TO 2);
        FUNCT : IN STD_LOGIC_VECTOR(0 TO 5);
        ULA_CODE : OUT STD_LOGIC_VECTOR(0 TO 1)
    );
END COMPONENT;
-- ShiftLeft - PORT MAP
COMPONENT ShiftLeft
   PORT (
        A : IN STD_LOGIC_VECTOR (0 TO 31);
        X : OUT STD_LOGIC_VECTOR(0 TO 31)
    );
END COMPONENT;
-- ShiftLeft2_26to28 - PORT MAP
COMPONENT ShiftLeft2_26to28
    PORT (
        A : IN STD_LOGIC_VECTOR (0 TO 25);
        X : OUT STD_LOGIC_VECTOR(0 TO 27)
    );
END COMPONENT;
-- Signal Extend - PORT MAP
COMPONENT SignalExtend
    PORT (
        A : IN STD_LOGIC_VECTOR (0 TO 15);
        X : OUT STD_LOGIC_VECTOR(0 TO 31)
    );
END COMPONENT;
-- Mux 2to1 32b - PORT MAP
COMPONENT Mux 2to1 32b
    PORT (
        CONTROL : IN STD LOGIC;
        A : IN STD_LOGIC_VECTOR (0 TO DATA_SIZE - 1);
        B : IN STD_LOGIC_VECTOR (0 TO DATA_SIZE - 1);
        X: OUT STD LOGIC VECTOR (0 TO DATA SIZE - 1)
    );
END COMPONENT;
-- Generic3to1Mux - PORT MAP
COMPONENT Generic3to1Mux
    PORT (
        JUMP SIGNAL : IN STD LOGIC VECTOR (0 TO 1);
        A, B, C : IN STD_LOGIC_VECTOR (0 TO DATA_SIZE - 1);
        X : OUT STD LOGIC VECTOR (0 TO DATA SIZE - 1)
```

```
);
   END COMPONENT;
   -- Alu - PORT MAP
   COMPONENT Alu
       PORT (
           A : IN STD_LOGIC_VECTOR(0 TO 31);
           B : IN STD_LOGIC_VECTOR(0 TO 31);
           ALU CODE : IN STD LOGIC VECTOR(0 TO 1);
           ALU_OUT : OUT STD_LOGIC_VECTOR(0 TO 31);
           ZERO : OUT STD_LOGIC
       );
   END COMPONENT;
   -- Data Memory - PORT MAP
   COMPONENT DataMemory
       PORT (
           ADDRESS : IN STD_LOGIC_VECTOR(0 TO 31);
           CLOCK : IN STD_LOGIC;
           MEM_WRITE : IN STD_LOGIC;
           WRITE_DATA : IN STD_LOGIC_VECTOR(0 TO 31);
           MEM READ : IN STD LOGIC;
           READ_DATA : OUT STD_LOGIC_VECTOR(0 TO 31)
       );
   END COMPONENT;
   -- InstructionMemory - PORT MAP
   COMPONENT InstructionMemory
       PORT (
           ADDRESS : IN STD_LOGIC_VECTOR(0 TO 31);
           00000000000000000000000000
       );
   END COMPONENT;
    -- PCIncrement - PORT MAP
   COMPONENT PCIncrement
       PORT (
           PC : IN STD_LOGIC_VECTOR (0 TO 31);
           X : OUT STD_LOGIC_VECTOR(0 TO 31)
       );
   END COMPONENT;
    -- Reg_Pipe_IFID - PORT MAP
   COMPONENT Reg Pipe IFID
       PORT (
           CLOCK : IN STD_LOGIC;
           IN_PC_MAIS_4 : IN STD_LOGIC_VECTOR(0 TO 31);
           IN_INSTR_MEM : IN STD_LOGIC_VECTOR(0 TO 31);
```

```
OUT_PC_MAIS_4 : OUT STD_LOGIC_VECTOR(0 TO 31);
           OUT_INSTR_MEM : OUT STD_LOGIC_VECTOR(0 TO 31)
        );
   END COMPONENT;
   -- Mux_2to1_5b - PORT MAP
   COMPONENT Mux_2to1_5b
       PORT (
           CONTROL: IN STD LOGIC; -
- Controller to select the desired data
           A : IN STD_LOGIC_VECTOR (0 TO 4); -- The first data option
           B : IN STD_LOGIC_VECTOR (0 TO 4); -- The second data option
           X : OUT STD_LOGIC_VECTOR (0 TO 4)
        );
   END COMPONENT;
    -- Reg_Pipe_IDEX - PORT MAP
   COMPONENT Reg_Pipe_IDEX
       PORT (
           CLOCK : IN STD LOGIC;
            IDEX_IN_WB : IN STD_LOGIC_VECTOR(0 TO 1);
            IDEX_IN_MEM : IN STD_LOGIC_VECTOR(0 TO 2);
            IDEX_IN_EX : IN STD_LOGIC_VECTOR(0 TO 4);
            IDEX_IN_PC : IN STD_LOGIC_VECTOR(0 TO 31);
            IDEX_IN_READ1 : IN STD_LOGIC_VECTOR(0 TO 31);
            IDEX_IN_READ2 : IN STD_LOGIC_VECTOR(0 TO 31);
            IDEX IN IMED : IN STD LOGIC VECTOR(0 TO 31);
            IDEX_IN_RT : IN STD_LOGIC_VECTOR(0 TO 4);
            IDEX_IN_RD : IN STD_LOGIC_VECTOR(0 TO 4);
            IDEX OUT WB : OUT STD LOGIC VECTOR(0 TO 1);
            IDEX_OUT_MEM : OUT STD_LOGIC_VECTOR(0 TO 2);
            IDEX OUT EX : OUT STD LOGIC VECTOR(0 TO 4);
            IDEX_OUT_PC : OUT STD_LOGIC_VECTOR(0 TO 31);
            IDEX_OUT_READ1 : OUT STD_LOGIC_VECTOR(0 TO 31);
            IDEX_OUT_READ2 : OUT STD_LOGIC_VECTOR(0 TO 31);
            IDEX_OUT_IMED : OUT STD_LOGIC_VECTOR(0 TO 31);
            IDEX_OUT_RT : OUT STD_LOGIC_VECTOR(0 TO 4);
            IDEX_OUT_RD : OUT STD_LOGIC_VECTOR(0 TO 4)
        );
   END COMPONENT;
    -- Reg Pipe EXMEM - PORT MAP
   COMPONENT Reg Pipe EXMEM
       PORT (
           CLOCK : IN STD LOGIC;
            EXMEM_IN_ZERO : IN STD_LOGIC;
```

```
EXMEM_IN_WB : IN STD_LOGIC_VECTOR(0 TO 1);
        EXMEM_IN_MEM : IN STD_LOGIC_VECTOR(0 TO 2);
        EXMEM_IN_RESULT_ADDER : IN STD_LOGIC_VECTOR(0 TO 31);
        EXMEM_IN_RESULT_ULA : IN STD_LOGIC_VECTOR(0 TO 31);
        EXMEM_IN_READ2 : IN STD_LOGIC_VECTOR(0 TO 31);
        EXMEM_IN_REGDST : IN STD_LOGIC_VECTOR(0 TO 4);
        EXMEM_OUT_ZERO : OUT STD_LOGIC;
        EXMEM OUT WB : OUT STD LOGIC VECTOR(0 TO 1);
        EXMEM_OUT_MEM : OUT STD_LOGIC_VECTOR(0 TO 2);
        EXMEM_OUT_RESULT_ADDER : OUT STD_LOGIC_VECTOR(0 TO 31);
        EXMEM_OUT_RESULT_ULA : OUT STD_LOGIC_VECTOR(0 TO 31);
        EXMEM_OUT_READ2 : OUT STD_LOGIC_VECTOR(0 TO 31);
        EXMEM_OUT_REGDST : OUT STD_LOGIC_VECTOR(0 TO 4)
    );
END COMPONENT;
-- Reg_Pipe_MEMWB - PORT MAP
COMPONENT Reg_Pipe_MEMWB
    PORT (
        CLOCK : IN STD_LOGIC;
        MEMWB_IN_WB : IN STD_LOGIC_VECTOR(0 TO 1);
        MEMWB_IN_RESULT_ULA : IN STD_LOGIC_VECTOR(0 TO 31);
        MEMWB_IN_REGDST : IN STD_LOGIC_VECTOR(0 TO 4);
        MEMWB_IN_READ_DATA : IN STD_LOGIC_VECTOR(0 TO 31);
        MEMWB_OUT_WB : OUT STD_LOGIC_VECTOR(0 TO 1);
        MEMWB_OUT_RESULT_ULA : OUT STD_LOGIC_VECTOR(0 TO 31);
        MEMWB OUT REGDST : OUT STD LOGIC VECTOR(0 TO 4);
        MEMWB_OUT_READ_DATA : OUT STD_LOGIC_VECTOR(0 TO 31)
    );
END COMPONENT;
-- FileRegister - PORT MAP
COMPONENT FileRegister
    PORT (
        REGWRITE : IN STD_LOGIC;
        CLOCK : IN STD_LOGIC;
        READ_REGISTER_1 : IN STD_LOGIC_VECTOR(0 TO 4);
        READ_REGISTER_2 : IN STD_LOGIC_VECTOR(0 TO 4);
        WRITE_REGISTER : IN STD_LOGIC_VECTOR(0 TO 4);
        WRITE DATA: IN STD LOGIC VECTOR(0 TO 31);
        READ_DATA_1 : OUT STD_LOGIC_VECTOR(0 TO 31);
        READ DATA 2 : OUT STD LOGIC VECTOR(0 TO 31);
        DEB FILE REG 1 : OUT STD LOGIC VECTOR(0 TO 31);
        DEB FILE REG 2 : OUT STD LOGIC VECTOR(0 TO 31);
```

```
DEB_FILE_REG_3 : OUT STD_LOGIC_VECTOR(0 TO 31);
           DEB_FILE_REG_AUX : OUT STD_LOGIC
       );
   END COMPONENT;
   -- FileRegister - PORT MAP
   COMPONENT ProgramCounter
       PORT (
           CLOCK : IN STD LOGIC;
           PC_INC : IN STD_LOGIC_VECTOR(0 TO 31);
           PC : OUT STD_LOGIC_VECTOR(0 TO 31)
       );
   END COMPONENT;
   -- SignExtend - PORT MAP
   COMPONENT SignExtend
       PORT (
           A : IN STD_LOGIC_VECTOR (0 TO 15);
           X : OUT STD_LOGIC_VECTOR(0 TO 31)
       );
   END COMPONENT;
                                       ----- SIGNALS -----
   -- Used to do nothing normally
   SIGNAL UNUSED : STD LOGIC;
   -- SIGNALS - TO CONTROL COMPONENT INTERACTION IN EXECUTION TIME
   SIGNAL SIG PC SRC : STD LOGIC;
   SIGNAL SIG JUMP : STD LOGIC;
   -- WIRES - TO CONNECT PORT MAP BETWEEN COMPONENTS
   SIGNAL WIRE_OUT_PC_INC : STD_LOGIC_VECTOR(0 TO 31);
   SIGNAL WIRE_OUT_PC : STD_LOGIC_VECTOR(0 TO 31);
   SIGNAL WIRE_MUX_PC : STD_LOGIC_VECTOR(0 TO 31);
   SIGNAL WIRE_MUX_JUMP : STD_LOGIC_VECTOR(0 TO 31); --
Used to connect mux
   SIGNAL WIRE_INST_MEM_IFID : STD_LOGIC_VECTOR(0 TO 31);
   SIGNAL WIRE_MUX_PC_PC : STD_LOGIC_VECTOR(0 TO 31);
   SIGNAL WIRE SHIFT MUX JUMP : STD LOGIC VECTOR(0 TO 27);
   SIGNAL WIRE_SHIFT_CONCAT : STD_LOGIC_VECTOR(0 TO 31);
   SIGNAL WIRE_MUX_PC_MUX_JUMP : STD_LOGIC_VECTOR(0 TO 31);
   SIGNAL WIRE_MUX_JUMP_PC : STD_LOGIC_VECTOR(0 TO 31);
```

```
------ DECODE STAGE ----
   --WIRES
   SIGNAL WIRE_PC_INC_IFID_TO_IDEX : STD_LOGIC_VECTOR(0 TO 31);
   SIGNAL WIRE_OUT_IFID_INSTRUCTION : STD_LOGIC_VECTOR(0 TO 31);
   SIGNAL WIRE_READ_DATA1_IDEX : STD_LOGIC_VECTOR(0 TO 31);
   SIGNAL WIRE_READ_DATA2_IDEX : STD_LOGIC_VECTOR(0 TO 31);
   SIGNAL WIRE_SIGNAL_EXTEND_IDEX : STD_LOGIC_VECTOR(0 TO 31);
   -- Control Unit
   SIGNAL WIRE_UC_IDEX_WB : STD_LOGIC_VECTOR(0 TO 1);
   SIGNAL WIRE_UC_IDEX_MEM : STD_LOGIC_VECTOR(0 TO 2);
   SIGNAL WIRE_UC_IDEX_EX : STD_LOGIC_VECTOR(0 TO 4);
   SIGNAL WIRE_UC_JUMP_SIGNAL : STD_LOGIC_VECTOR(0 TO 1) := "00";
-- WIRES OF REG_PIPE
   SIGNAL WIRE_IDEX_WB_EXMEM_WB : STD_LOGIC_VECTOR(0 TO 1);
   SIGNAL WIRE_IDEX_MEM_EXMEM_MEM : STD_LOGIC_VECTOR(0 TO 2);
   SIGNAL WIRE_PC_INC_IDEX_TO_ADDER : STD_LOGIC_VECTOR(0 TO 31);
   SIGNAL WIRE_IDEX_READ1_ALU_A : STD_LOGIC_VECTOR(0 TO 31);
   SIGNAL WIRE_OUT_IDEX_READ2 : STD_LOGIC_VECTOR(0 TO 31);
   SIGNAL WIRE_OUT_IDEX_IMED : STD_LOGIC_VECTOR(0 TO 31);
   SIGNAL WIRE_IDEX_RT_MUX_REGDST : STD_LOGIC_VECTOR(0 TO 4);
   SIGNAL WIRE_IDEX_RD_MUX_REGDST : STD_LOGIC_VECTOR(0 TO 4);
   SIGNAL WIRE_OUT_IDEX_EX : STD_LOGIC_VECTOR(0 TO 4);
   -- WIRES OF THIS STAGE
   SIGNAL WIRE_SHIFT_LEFT_ADDER_B : STD_LOGIC_VECTOR(0 TO 31);
   SIGNAL WIRE MUX ALU B : STD LOGIC VECTOR(0 TO 31);
   SIGNAL WIRE_MUX_REGDST_EXMEM : STD_LOGIC_VECTOR(0 TO 4);
   SIGNAL WIRE ULA CODE : STD LOGIC VECTOR(0 TO 1);
   SIGNAL WIRE_ALU_RES_EXMEM : STD_LOGIC_VECTOR(0 TO 31);
   SIGNAL WIRE_ZERO_EXMEM : STD_LOGIC;
   SIGNAL WIRE_ADDER_RES_EXMEM : STD_LOGIC_VECTOR(0 TO 31);
   -- WIRES OF REG PIPE
   SIGNAL WIRE_OUT_EXMEM_ZERO : STD_LOGIC;
   SIGNAL WIRE EXMEM WB MEMWB WB : STD LOGIC VECTOR(0 TO 1);
   SIGNAL WIRE OUT EXMEM MEM : STD LOGIC VECTOR(0 TO 2);
   SIGNAL WIRE_EXMEM_ADDER_RES_MUXPC : STD_LOGIC_VECTOR(0 TO 31);
   SIGNAL WIRE_OUT_EXMEM_ALU_RES : STD_LOGIC_VECTOR(0 TO 31);
   SIGNAL WIRE_EXMEM_READ2_WRITE_DATA : STD_LOGIC_VECTOR(0 TO 31);
```

```
SIGNAL WIRE_EXMEM_REGDST_MEM_WB : STD_LOGIC_VECTOR(0 TO 4);
   -- WIRES OF THIS STAGE
   SIGNAL PCSrc : STD_LOGIC := '0';
   SIGNAL WIRE_READ_DATA_MEMWB : STD_LOGIC_VECTOR(0 TO 31);
-- WIRES OF REG PIPE
   SIGNAL WIRE_OUT_MEMWB_WB : STD_LOGIC_VECTOR(0 TO 1);
   SIGNAL WIRE_MEMWB_ALU_RES : STD_LOGIC_VECTOR(0 TO 31);
   SIGNAL WIRE_MEMWB_REG_DST : STD_LOGIC_VECTOR(0 TO 4);
   SIGNAL WIRE_MEMWB_READ_DATA_MUX_WB : STD_LOGIC_VECTOR(0 TO 31);
   SIGNAL WIRE_MUX_WB_WRITE_DATA : STD_LOGIC_VECTOR(0 TO 31);
BEGIN
INST MEM : InstructionMemory PORT MAP(WIRE OUT PC, WIRE INST MEM IFID
);
   MUX PC : Mux 2to1 32b PORT MAP(PCSrc, WIRE OUT PC INC, WIRE EXMEM ADD
ER_RES_MUXPC, WIRE_MUX_PC_MUX_JUMP);
   PC_INC : PCIncrement PORT MAP(WIRE_OUT_PC, WIRE_OUT_PC_INC);
   MUX JUMP : Generic3to1Mux PORT MAP(WIRE UC JUMP SIGNAL, WIRE MUX PC M
UX JUMP, WIRE SHIFT CONCAT, WIRE READ DATA1 IDEX, WIRE MUX JUMP PC);
   PC : ProgramCounter PORT MAP(CLOCK, WIRE_MUX_JUMP_PC, WIRE_OUT_PC);
   DEB REGS PC <= WIRE OUT PC INC;
   --***************** REG_PIPELINE IF/ID ****************
   IFID: Reg Pipe IFID PORT MAP(CLOCK, WIRE OUT PC INC, WIRE INST MEM I
FID, WIRE_PC_INC_IFID_TO_IDEX, WIRE_OUT_IFID_INSTRUCTION);
   INSTRUCTION OUT IFID <= WIRE OUT IFID INSTRUCTION;</pre>
*************** COMPONENTS INSTRUCTION DECODE STAGE ***********
   WIRE SHIFT CONCAT <= WIRE PC INC IFID TO IDEX(0 TO 3) & WIRE SHIFT MU
X JUMP;
   SHIFT_IF : ShiftLeft2_26to28 PORT MAP(WIRE_OUT_IFID_INSTRUCTION(6 TO
31), WIRE SHIFT MUX JUMP);
```

```
DEB_REG_ULA_IN_1 <= WIRE_OUT_IFID_INSTRUCTION(6 TO 10);</pre>
    DEB_SINAL_REG_WRITE <= WIRE_OUT_MEMWB_WB(0);</pre>
    FILE_REG : FileRegister PORT MAP(
       WIRE_OUT_MEMWB_WB(∅),
       CLOCK,
       WIRE_OUT_IFID_INSTRUCTION(6 TO 10),
       WIRE_OUT_IFID_INSTRUCTION(11 TO 15),
       WIRE MEMWB REG DST,
       WIRE MUX WB WRITE DATA,
       WIRE_READ_DATA1_IDEX,
       WIRE READ DATA2 IDEX,
       DEB_FILE_REG_1,
       DEB_FILE_REG_2,
       DEB_FILE_REG_3,
       DEB_FILE_REG_AUX
    );
    SIGNAL_EXTEND : SignExtend PORT MAP(WIRE_OUT_IFID_INSTRUCTION(16 TO 3
1), WIRE_SIGNAL_EXTEND_IDEX);
    UC : ControlUnit PORT MAP(WIRE UC IDEX WB, WIRE UC IDEX MEM, WIRE UC
IDEX_EX, WIRE_UC_JUMP_SIGNAL, WIRE_OUT_IFID_INSTRUCTION);
    --**************** REG PIPELINE ID/EX ***************
    IDEX : Reg_Pipe_IDEX PORT MAP(
        -- IN --
        CLOCK, WIRE_UC_IDEX_WB, WIRE_UC_IDEX_MEM, WIRE_UC_IDEX_EX, WIRE_P
C INC IFID TO IDEX, WIRE READ DATA1 IDEX, WIRE READ DATA2 IDEX, WIRE SIGN
AL EXTEND IDEX, WIRE OUT IFID INSTRUCTION(11 TO 15), WIRE OUT IFID INSTRU
CTION(16 TO 20),
        -- OUT --
        WIRE IDEX WB EXMEM WB, WIRE IDEX MEM EXMEM MEM, WIRE OUT IDEX EX,
WIRE PC INC IDEX TO ADDER, WIRE IDEX READ1 ALU A, WIRE OUT IDEX READ2, W
IRE OUT IDEX IMED, WIRE IDEX RT MUX REGDST, WIRE IDEX RD MUX REGDST
    );
*************** COMPONENTS INSTRUCTION EXECUTION **********
    SHIFT_LEFT: ShiftLeft PORT MAP(WIRE_OUT_IDEX_IMED, WIRE_SHIFT_LEFT_A
DDER B);
    MUX ALU B : Mux 2to1 32b PORT MAP(WIRE OUT IDEX EX(4), WIRE OUT IDEX
READ2, WIRE_OUT_IDEX_IMED, WIRE_MUX_ALU_B);
    MUX REGDST: Mux 2to1 5b PORT MAP(WIRE OUT IDEX EX(0), WIRE IDEX RT M
UX REGDST, WIRE IDEX RD MUX REGDST, WIRE MUX REGDST EXMEM);
    ALU CONTROL : AluControl PORT MAP(WIRE OUT IDEX EX(1 TO 3), WIRE OUT
IDEX_IMED(26 TO 31), WIRE_ULA_CODE);
```

```
ADDER_SHIFT2_PC_INC : Alu PORT MAP(WIRE_PC_INC_IDEX_TO_ADDER, WIRE SH
IFT_LEFT_ADDER_B, "00", WIRE_ADDER_RES_EXMEM, UNUSED);
   MAIN ALU : Alu PORT MAP(WIRE_IDEX_READ1_ALU_A, WIRE_MUX_ALU_B, WIRE_U
LA_CODE, WIRE_ALU_RES_EXMEM, WIRE_ZERO_EXMEM);
   DEB_CONTROL <= WIRE_OUT_IDEX_EX(0);</pre>
   DEB_ULA_IN_1 <= WIRE_IDEX_READ1_ALU_A;</pre>
   DEB_ULA_IN_2 <= WIRE_MUX_ALU_B;</pre>
   DEB OUT ULA <= WIRE ALU RES EXMEM;
   DEB_RegDst <= WIRE_MUX_REGDST_EXMEM;</pre>
    --***************** REG PIPELINE EX/MEM ***************--
   EXMEM : Reg_Pipe_EXMEM PORT MAP(
       -- IN --
       CLOCK,
       WIRE_ZERO_EXMEM,
       WIRE_IDEX_WB_EXMEM_WB,
       WIRE_IDEX_MEM_EXMEM_MEM,
       WIRE_ADDER_RES_EXMEM,
       WIRE_ALU_RES_EXMEM,
       WIRE_OUT_IDEX_READ2,
       WIRE_MUX_REGDST_EXMEM,
       -- OUT --
       WIRE OUT EXMEM ZERO,
       WIRE_EXMEM_WB_MEMWB_WB,
       WIRE_OUT_EXMEM_MEM,
       WIRE EXMEM ADDER RES MUXPC,
       WIRE_OUT_EXMEM_ALU_RES,
       WIRE_EXMEM_READ2_WRITE_DATA,
       WIRE EXMEM REGDST MEM WB
   );
************ COMPONENTS INSTRUCTION MEMORY ******************
   PCSrc <= WIRE OUT EXMEM MEM(∅) AND WIRE OUT EXMEM ZERO;
   DATA MEMORY: DataMemory PORT MAP(WIRE OUT EXMEM ALU RES, CLOCK, WIRE
RE_READ_DATA_MEMWB);
    --***************** REG PIPELINE MEM/WB ****************
   MEMWB : Reg Pipe MEMWB PORT MAP(
       -- IN --
       CLOCK,
       WIRE EXMEM WB MEMWB WB,
       WIRE OUT EXMEM ALU RES,
       WIRE EXMEM REGDST MEM WB,
       WIRE_READ_DATA_MEMWB,
       -- OUT --
```