
Input-to-output power path

Actual KiCad copper + component highlights | Top-side projection of both outer layers



Input and polarity protection
VCC enters Q_POL at pin 2.


Protected supply
VEE joins Q_POL pin 3 to Q4B pin 3.

Startup output
Q4B pins 3-5 feed the pass emitter. Q4 is a dual-device package.

Pass collector
Q_PASS pin 2 reaches Rsns pin 1.

Load output
Rsns pin 2 reaches OUTPUT pin 1. The load is external.

Crop of the power-device region; auxiliary supply branches extend beyond this view.



Functional series path; supply and load are external. Arrows indicate connectivity, not current density.

Ground fills omitted. Pad centers are schematic markers; colors group paths across series components. Not a fabrication drawing.