

BQ25798 I2C Controlled, 1- to 4-Cell, 5-A Buck-Boost Battery Charger with MPPT for Solar Panels

by Startobytes

June 2025

Version 1.0




Table of Content

1	Introduction	2
2	System Overview	2
3	Battery Charging Configuration	2
3.1	Charging Profiles	2
3.1.1	PROG Pin Configuration	2
3.1.2	VBUS Input Only	2
3.2	TS Resistor Network Design	3
4	Maximum Power Point Tracking for Small PV Panel	4
5	Component Selection	5
5.1	Resistors	5
5.2	Inductor Selection	5
5.2.1	selected Inductor	6
5.3	Copper Trace Width	6
5.4	Capacitors	7
5.4.1	Input Capacitors	7
5.4.2	Used Capacitors	7
5.5	used charging current	8
6	Pin configurations	9
6.1	SDRV connection	9
6.2	ILIM HIZ Pin	9
6.2.1	Current Setting	9
6.2.2	Example 500mA	10
6.3	REGN (Internal Linear Regulator Output)	10
6.3.1	REGN LDO Output Characteristics	10
6.4	TS Resistor Network	10

1 Introduction

The BQ25798 is a highly integrated battery charge management IC that supports multiple input sources, including solar panels and USB. It features advanced Maximum Power Point Tracking (MPPT), programmable charging profiles, and I²C communication for control and monitoring.

2 System Overview

- **Input Sources:** USB, Solar panel, Adapter
- **Battery Types:** 1–4 cell Li-ion, Li-polymer
- **Features:** MPPT, JEITA support, I²C programmable, input current optimization

3 Battery Charging Configuration

3.1 Charging Profiles

3.1.1 PROG Pin Configuration

At POR, the charger detects the PROG pin pull-down resistance, then sets the charger default POR switching frequency and the battery cell count. Follow the resistance list in [Table 1](#) to set the desired POR switching frequency and battery cell count. The surface mount resistor with $\pm 1\%$ or $\pm 2\%$ tolerance is recommended.

Switching Frequency	Cell Count	Typical Resistance at Prog Pin
1.5 MHz	1s	3.0 k Ω
750 kHz	1s	4.7 k Ω
1.5 MHz	2s	6.04 k Ω
750 kHz	2s	8.2 k Ω
1.5 MHz	3s	10.5 k Ω
750 kHz	3s	13.7 k Ω
1.5 MHz	4s	17.4 k Ω
750 kHz	4s	27.0 k Ω

Table 1: PROG Pin Resistance to Set Default Switching Frequency and Battery Cell Count

3.1.2 VBUS Input Only

In this configuration, only a single input is connected to VBUS, so that no power MOSFETs are required. VAC1 and VAC2 are shorted to VBUS, and ACDRV1 and ACDRV2 are pulled down to GND, as shown in [Figure 1](#). At POR, the charger detects that no ACFETs or RBFETs are present by sensing that the ACDRV1 and ACDRV2 pins are both shorted to GND and configures power mux register fields as shown in [Table 2](#).




Figure 1: Single Input Connected to VBUS Directly Without ACFET-RBFET

PIN OR REGISTER FIELD	STATE
External MOSFETs	No external power mux MOSFETs.
VAC1 pin	Shorted to VBUS
VAC2 pin	Shorted to VBUS
ACDRV1 pin	Shorted to GND
ACDRV2 pin	Shorted to GND
ACRB1_STAT	0 (Read Only)
ACRB2_STAT	0 (Read Only)
DIS_ACDRV	1
EN_ACDRV1	Locked at 0
EN_ACDRV2	Locked at 0

Table 2: Single Input Configuration Summary

3.2 TS Resistor Network Design

The BQ25798 charger IC uses a TS (thermistor sense) pin to monitor battery temperature via a resistor network. This network typically includes an NTC thermistor and two external resistors: RT1 and RT2.

JEITA Compliance

To comply with JEITA safety standards for Li-ion batteries:

- Charging is suspended if TS voltage is outside the T1–T5 range.
- In the T1–T2 (cool) zone, charging current is reduced to 20%, 40%, or 100% of normal (T2–T3), or suspended.
- In the T3–T5 (warm) zone, charge voltage is reduced by an offset (0 to 800 mV), and current can be limited.

Charge Termination

Termination current is not adjusted by temperature. If reduced current is below the set termination value and battery voltage is within range, charging stops.

Thermistor Resistor Network

The TS pin uses a resistor divider:

- **RT1** (REGN to TS): 5.24 k Ω
- **RT2** (TS to GND): 30.31 k Ω

This is based on a 103AT NTC thermistor and temperature thresholds $T1 = 0^{\circ}\text{C}$, $T5 = 60^{\circ}\text{C}$.

OTG Temperature Limits

During OTG mode, the temperature must stay between:

- **TBCOLD**: -10°C
- **TBHOT**: 60°C

If outside this range, OTG is suspended until the temperature recovers.

Integrated ADC

A 16-bit ADC monitors key system voltages and currents:

- Channels include: IBUS, IBAT, VBUS, VPMID, VBAT, VSYS, TS, TDIE
- Supports one-shot or continuous sampling
- ADC can be disabled to save power

Programmable Features

The charger allows programmable control for:

- Charge current and voltage in each temperature zone
- JEITA thresholds via TS_COOL and TS_WARM registers
- Fault reporting and interrupt masking

4 Maximum Power Point Tracking for Small PV Panel

The charger includes a built-in algorithm to maximize the power drawn from a solar panel. This is known as Maximum Power Point Tracking (MPPT). The power output of a solar panel depends mainly on sunlight and temperature. Its maximum power point is usually found about 70%–90% of its open-circuit voltage (VOC). The charger automatically and regularly measures the VOC from the input source and sets the input voltage regulation point (VINDPM) to a ratio of this value. To make MPPT effective, it is recommended to set the charging current to the highest allowed value so that VINDPM remains active. MPPT is off by default after power-up ($\text{EN_MPPT} = 0$) and only starts when EN_MPPT is set to 1. If the battery voltage is too low (below VSYSMIN), MPPT cannot be enabled, and any attempt to set EN_MPPT to 1 will be ignored and reset to 0. During MPPT

operation, the charger briefly stops switching to measure the VOC at the input (VBUS). During this time, the system runs on battery power. The charger then updates VINDPM to $VOC_PCT[2:0] \times VOC$. This cycle repeats with timing controlled by $VOC_DLY[1:0]$ and $VOC_RATE[1:0]$. If the input voltage drops below $VBUS_PRESENT$, MPPT is turned off and cannot be re-enabled until the input returns. Only one of the following features can be active at a time: EN_ICO , $FORCE_VINDPM_DET$, or EN_MPPT . If one is set, the others are blocked until the first is cleared.

5 Component Selection

5.1 Resistors

A **4.7 kΩ** resistor was used to set the voltage at **1S** and the switching frequency at **750 kHz** as shown in [Table 1](#). The selected component is a 125 mW thick film resistor rated at 150 V, with a tolerance of $\pm 1\%$ and a temperature coefficient of ± 100 ppm/°C. It is a **4.7 kΩ, 0805** surface-mount (SMD) chip resistor, compliant with RoHS.

5.2 Inductor Selection

The device offers a 1.5MHz switching frequency for compact designs using 1μH inductors and small capacitors, and a 750kHz option for higher efficiency with 2.2μH inductors and larger capacitors. Each frequency must be used with its corresponding inductor value.

Switching frequency	Inductor value
750kHz	2.2μH
1.5MHz	1μH

Table 3: Inductor Selection Table

Since the converter can operate in either buck or boost mode, the inductor current equals either the charging current or the input current. The inductor's saturation current must exceed the greater of the input current (I_{in}) or charging current (I_{chg}) plus half the ripple current (I_{ripple}).

$$I_{SAT} \geq \max \left[\left(I_{IN} + \frac{I_{RIPPLE}}{2} \right), \left(I_{CHG} + \frac{I_{RIPPLE}}{2} \right) \right] \quad (1)$$

The inductor ripple current (I_{ripple}) depends on the input voltage (V_{bus}), the output voltage (V_{sys}), the switching frequency (F_{sw}), and the inductance (L). The inductor current ripples for buck mode and boost mode are calculated with [Equation 2](#) and [Equation 3](#), respectively:

$$I_{RIPPLE_BUCK} = \frac{V_{SYS} \times (V_{BUS} - V_{SYS})}{V_{BUS} \times F_{SW} \times L} \quad (2)$$

$$I_{RIPPLE_BOOST} = \frac{V_{SYS} \times (V_{SYS} - V_{BUS})}{V_{SYS} \times F_{SW} \times L} \quad (3)$$

5.2.1 selected Inductor

The selected component is a **2.2 μH** molded power inductor with a **9.5 A** saturation current and a **10 A** rated current. It features a tolerance of $\pm 20\%$ inductance and comes in a compact **7 \times 6.6 mm** surface-mount (SMD) package.




Figure 2: Selected Inductor: C5349701

5.3 Copper Trace Width

This trace must carry **5 A** of current across a **2 cm** length using copper that is **1 oz/ft²** thick. The design limits the rise of the temperature to **20, °C** above an ambient temperature of **25 °C** giving us a maximum trace temperature of **45, °C**. These values are critical because when current flows through a conductor, such as a PCB trace, it generates heat due to resistance. The trace width must be sufficient to allow that heat to dissipate without exceeding the 20 °C rise. If the trace is too narrow, it could overheat, leading to performance issues or even failure. The copper thickness helps reduce resistance and spread heat, and the trace length contributes to overall resistance, though width is typically the primary design variable calculated based on these inputs. Based on this analysis, the required trace width is approximately **1.82 mm** to ensure safe operation.

CURRENT (I)

5

A

THICKNESS (T)

1

oz/ft²

TEMPERATURE RISE (T_{RISE})

20

°C

AMBIENT TEMPERATURE

25

°C

TRACE LENGTH

2

cm

FORMULA

First, calculate the Area:

$$A = \left(\frac{I}{k \times T_{RISE}^b} \right)^{\frac{1}{c}}$$

Then, calculate the Width:

$$W = \frac{A}{t \times 1.378}$$

For IPC-2221 internal layers: k = 0.024, b = 0.44, c = 0.725

For IPC-2221 external layers: k = 0.048, b = 0.44, c = 0.725

Where k, b, and c are constants resulting from curve fitting to the IPC-2221 curves.

Common values:

Thickness: 1 oz

Ambient: 25 °C

Temp rise: 10 °C

Minimum Trace Width

4.723856750 mm

Minimum Trace Width

1.815862384 mm

Internal Layers

REQUIRED TRACE WIDTH (W)

4.723856750

mm

RESISTANCE

0.002216832676

Ω

VOLTAGE DROP

0.01108416335

V

POWER LOSS

0.05542081690

W

External Layers in Air

REQUIRED TRACE WIDTH (W)

1.815862384

mm

RESISTANCE

0.005768956843

Ω

VOLTAGE DROP

0.02883478422

V

POWER LOSS

0.1441739211

W

Figure 3: Calculated trace width

All calculations are seen in [Figure 3](#) where made with the [DigiKey PCB Trace Width Calculator](#).

5.4 Capacitors

5.4.1 Input Capacitors

In buck mode, the input current is discontinuous, causing the input ripple current and voltage ripple. Input capacitors must handle the ripple current and have enough capacitance to keep voltage ripple low. The input RMS ripple current and voltage ripple depend on the duty cycle $D = \frac{V_{SYS}}{V_{BUS}}$, with the worst case at $D = 0.5$. For a 2-cell battery system (8 V), this worst case occurs when the input voltage V_{BUS} is between 15 V and 20 V. Use low ESR ceramic capacitors (X7R or X5R) placed near the IC's PMID and GND pins. The capacitor voltage rating should exceed the input voltage; **25 V** or higher is recommended for up to 20 V input. For up to 3.3 A input current, use **one 0.1 μF** plus **three 10 μF** ceramic capacitors. The PMID capacitor also supports voltage stability during backup mode transitions when the adapter is removed. For backup mode, add two **33 μF** POSCAP capacitors at PMID.

5.4.2 Used Capacitors

Three **10 μF**, **25 V** ceramic capacitors were used at the input, following the datasheet recommendations. Ceramic capacitors are preferred over electrolytics due to their superior performance at high frequencies and lower ESR, which makes them more effective at

filtering high-frequency ripple. This ensures better input voltage stability and supports the required input RMS current.




Figure 4: 10 μF ceramic capacitor

5.5 used charging current

As shown in [subsection 6.2](#), this board is designed for an approximate input current limit of 500 mA.

With the actual component values used— $R_2 = 10\text{ k}\Omega$ and $R_1 = 26.1\text{ k}\Omega$ —the calculated current limit is approximately 475 mA, according to the resistor divider equation:

$$\frac{R_1}{R_2} = \frac{5}{1 + 0.8 \cdot I_{\text{INDPM}}} - 1 \quad (4)$$

Solving for I_{INDPM} with the given resistor values:

$$I_{\text{INDPM}} = \frac{\left(\frac{R_2}{R_1 + R_2} \cdot 5\right) - 1}{0.8} \approx 0.475\text{ A} = 475\text{ mA} \quad (5)$$




Figure 5: Indpm Voltage Divider

6 Pin configurations

6.1 SDRV connection

When a ship FET is not used in the system design, the **SDRV (Ship FET Gate Driver)** pin must be properly terminated to prevent it from floating and to maintain stable system behavior. The SDRV pin is typically used to drive the gate of an external N-channel MOSFET used for ship mode functionality.

In the absence of a ship FET, it is recommended to connect a **1nF, 50V** rated ceramic capacitor between **SDRV** and **BAT**. The capacitor should be in a **0603** package.

This configuration complies with datasheet guidance for unused ship FET cases and ensures reliable pin behavior during mode transitions.

6.2 ILIM_HIZ Pin

The **ILIM_HIZ** pin is used to program the input current limit and also controls a HiZ-like operating mode. The pin is configured using a resistor divider from a pull-up rail to ground, with the midpoint connected to the ILIM_HIZ pin.

The voltage at the ILIM_HIZ pin is calculated using the equation:

$$V_{\text{ILIM_HIZ}} = 1\text{ V} + 800\text{ m}\Omega \times I_{\text{INDPM}} \quad (6)$$

$$I_{\text{INDPM}} = \frac{V_{\text{ILIM_HIZ}} - 1\text{ V}}{800\text{ m}\Omega} \quad (7)$$

where I_{INDPM} is the target input current.

The actual input current limit used by the charger is the lower of the ILIM_HIZ pin setting and the value programmed into the **IINDPM** register.

If $V_{\text{ILIM_HIZ}} < 0.75\text{ V}$, the buck-boost converter enters a non-switching mode (HiZ-like behavior), similar to setting the **EN_HIZ** bit, but with the **REGN** LDO remains active. When $V_{\text{ILIM_HIZ}} > 1\text{ V}$, the normal switching operation resumes.

To configure the charger for maximum input current limit, connect the ILIM_HIZ pin directly to **REGN**.

6.2.1 Current Setting

To set the desired input current limit I_{INDPM} using a resistor divider connected between a 5V pull-up rail and ground, the voltage at the ILIM_HIZ pin is determined by both the input current and the resistor ratio.

First, compute the ILIM_HIZ voltage based on the target current:

$$V_{\text{ILIM_HIZ}} = 1\text{ V} + 0.8\text{ }\Omega \cdot I_{\text{INDPM}} \quad (8)$$

This voltage is set by the resistor divider:

$$V_{\text{ILIM_HIZ}} = 5\text{ V} \cdot \frac{R_2}{R_1 + R_2} \quad (9)$$

Solving for the resistor ratio as a function of the target current:

$$\frac{R_1}{R_2} = \frac{5}{1 + 0.8 \cdot I_{\text{INDPM}}} - 1 \quad (10)$$

6.2.2 Example 500mA

For a target input current limit of $I_{\text{INDPM}} = 0.5 \text{ A}$ (500 mA),

$$\frac{R_1}{R_2} = \frac{5}{1 + 0.8 \times 0.5} - 1 = \frac{5}{1 + 0.4} - 1 = \frac{5}{1.4} - 1 \approx 2.57 \quad (11)$$

Choosing $R_2 = 10 \text{ k}\Omega$, then

$$R_1 = 2.57 \times 10 \text{ k}\Omega = 25.7 \text{ k}\Omega \quad (12)$$

6.3 REGN (Internal Linear Regulator Output)

The **REGN** pin provides the output of the internal linear regulator (LDO) of the charger. It is internally powered from the higher of either **VBUS** or **BAT**. The REGN output supplies the gate drive voltage for internal MOSFETs and serves as the voltage bias for the resistor divider connected to the **TS** (Temperature Sense) pin.

A ceramic capacitor rated 4.7uF, 10V must be connected between **REGN** and power ground. This capacitor is required for LDO stability and proper operation and should be placed close to the REGN pin.

6.3.1 REGN LDO Output Characteristics

Condition	Min (V)	Typical (V)	Max (V)
$V_{\text{BUS}} = 5 \text{ V}$, $I_{\text{REGN}} = 20 \text{ mA}$	4.6	4.8	5.0
$V_{\text{BUS}} = 15 \text{ V}$, $I_{\text{REGN}} = 20 \text{ mA}$	4.8	5.0	5.2
Current limit at $V_{\text{BUS}} = 5 \text{ V}$, $V_{\text{REGN}} = 4.5 \text{ V}$			30 mA typical

Table 4: REGN LDO Output Characteristics

6.4 TS Resistor Network




Figure 6: TS Resistor Network

Assuming a 103AT NTC thermistor on the battery pack, the value of TSR1 and TSR2 can be determined by:

$$RT2 = \frac{RTH_{COLD} \times RTH_{HOT} \times \left(\frac{1}{VT1} - \frac{1}{VT5} \right)}{RTH_{HOT} \times \left(\frac{1}{VT5} - 1 \right) - RTH_{COLD} \times \left(\frac{1}{VT1} - 1 \right)} \quad (13)$$

$$RT1 = \frac{\frac{1}{VT1} - 1}{\frac{1}{RT2} + \frac{1}{RTH_{COLD}}} \quad (14)$$