Known Issues

Traveo II Sample Driver Library

Release Date: May 28, 2021

Thank you for your interest in Cypress Traveo II Sample Driver Library (SDL) version 7.2.0. This document lists the known issues or limitations of the SDL.

SDL Known Issues (PSVP)

Table 1 Known Issues

Driver/Feature	Limitation	Remarks
Common		
CAN FD	Maximum CAN FD Data Bit rate (DBR) possible is 2 Mbps, example has only upto 1 Mbps	This is dependednt on the PSVP CPU clock, which is limited to 24 MHz
SYSCLK	Cannot be fully tested	PSVP bypasses the clock paths, worst case register access alone could be tested on PSVP
ADC	Examples provide only random counter values	PSVP system does not support analog feature and ADC is just implemented as an internal counter
TVIIBH8M All Revisions		
RESET	Reset tests have not been checked in PSVP	
ETHERNET	Only 10 Mbps MII and RGMII have been tested	
SMIF	XIP program execution not tested	Unavailability of necessary programming tools
FLEXRAY	Not tested with Vector interface	Due to timing limitations of PSVP system, not tested with vector interfaces
TVIIC2D6M rev_a		
RESET	Reset tests have not been checked in PSVP	
ETHERNET	Automotive ethernet has not been tested	
Graphics	Only IRIS Test image rendering has been tested in SDL	
Audioss	None of the modules have been fully tested and not guaranteed to work	Resource and time crunch along with bit-file issues
TVIIC2D4M rev_a		
Basic/Common	Only tested GPIO, interrupt, MultiCore, UART	Remaining examples have not been tested and some of them might have compilation issues
Audioss	TDM/I2S not tested, only PCM-PWM tested	
RESET	Reset tests have not been checked in PSVP	
Graphics	IRIS pattern on Display 0/1	Image not very clear on Display 1
SMIF	Hyperflash and HyperRam	
ETH	Auto Ethernet (100mbps MII)	
LIN	Only Master tested	
TCPWM	Only PWM tested	
SCB	Only UART feature tested	
TVIIC2D6M rev_b		
SMIF/ETH/LIN	Not tested	
TVIIC2D6MDDR rev_a		
Except for basic download and debug, LPDDR4 partially, no other modules are tested and not guaranteed to work for now.		
TVIICE4M rev_a		
Except for basic download and debug, LEDs, Buttons, Interrupts, UART, no other modules are tested and not guaranteed to work for now.		

SDL Known Issues (TVIIBH4M/TVIIBH8M 176-TEQFP Silicon)

Driver/Feature	Limitation	Remarks
ETHERNET	100 Mbps MII and RMII have been tested	Only Auto ETH available on CPU board, PHY does not support 10 Mbps
SMIF	XIP program execution tested manually programming via the example itself	Unavailability of necessary programming tools
SMIF	Clock only up to 32MHz	

SDL Known Issues (TVIIBH8M 320-BGA Silicon)

Driver/Feature	Limitation	Remarks
ETHERNET	RGMII does not seem to be stable	
SMIF	XIP program execution tested manually programming via the example itself	Unavailability of necessary programming tools
SMIF	Clock only up to 90MHz in SDR and 65MHz in DDR	

SDL Known Issues (TVIIC2D6M rev_a 500-BGA Silicon)

Driver/Feature	Limitation	Remarks
SMIF	Soldered board has Semper Flash (200MHz) mounted and we need to remove some resistors	R215, R217, R211, R212, R428, R210, R213, R216, R214, R209, R218, R220, R429 (REV_A CPU board only)
SMIF	Hyperflash on socketed boards have a max speed support up to 140MHz (limitation of the device)	
MIPI	Tested two resolutions in RGB888 (800x480, 640x480), capture to display	
TDM	Only waveforms observed	CPU board does not support any audio out
AUDIO DAC	Only waveforms observed	CPU board does not support any audio out

SDL Known Issues (TVIIC2D6M rev_a 327-BGA Silicon)

Driver/Feature	Limitation	Remarks
SMIF	Working upto 180MHz with RWDS clock.	
TDM	Only waveforms observed	
VIDEOSS	Only IRIS pattern observed	

SDL Known Issues (TVIIC2D4M rev_a 216-TEQFP Silicon)

Driver/Feature	Limitation	Remarks
SMIF	QSPI Dual Quad mode is not tested.	S25HL device does not support this feature.
TDM	TDM-RX does not support slave configuration	Codec CS42448 support only slave mode in TDM, so CPU should have master mode. Codec workaround: Short R675 and R676 for common MCLK. If I2C calls fail, remove and short resistor R664 and R665.
VIDEOSS	Only IRIS pattern observed	
MIPI	Tested with MIPI sensor module till VRAM data dump in VGA resolution (640x480).	
CXPI	Only waveform is tested in NRZ mode.	CPU board does not support CXPI transceiver.
ETHERNET	Only RMII mode with 10/100 Mbps.	Limitation of device package for MII support.

SDL Known Issues (TVIIC2D6M rev_b 327-BGA Silicon)

Driver/Feature	Limitation	Remarks
SMIF	DLL unlock issue.	Dual, Quad, Dual Quad Socketed boards do not support. With S28H memory, Normal SDR/Octal SDR/Octal DDR worked and also HyperRAM.
GFXENV	Functional, but external memories shall not be configured.	
CXPI	Clock and TX Data verified, Bus activity observed.	
VIDEOSS Capture	Not tested during the bring up.	

Generic Note:

1. If user intends to trigger REGHC system calls for transitioning to PMIC or external transistor mode by using "useSromApi" as TRUE in Cy_Power_SwitchToPmic(), then user needs to ensure that CM0+ interrupts are enabled before that, for e.g., __enable_irq() should be called before SystemInit() of the associated CM0+ main file.
2. This re-alignment is already taken care for the src/main_*.c files, only examples are not adapted.

Technical Support

For assistance, go to http://www.cypress.com/go/support or contact our customer support at +1 (800) 541-4736 Ext. 8 (in the USA), or +1 (408) 943-2600 Ext. 8 (International).

Cypress Semiconductor
An Infineon Technologies Company
198 Champion Court
San Jose, CA 95134-1709
www.cypress.com