

# TCPWM: SR

---

## › **Description:**

- This example is used to demonstrate SR Test for TCPWM.
  1. Short TCPWM\_IN and GPIO\_OUT on the base board and see the signal of GPIO\_OUT and TCPWM\_OUT.
  2. Signal of TCPWM\_OUT delays about 8 [us] from GPIO\_OUT's.

## › **Target Device:**

- Traveo-II CYT2Bx devices

## › **CPU Board:**

- CYTVII-B-E-176-CPU BOARD REV.C (REV\_C)

## TCPWM: SR

---



### › **Dependency:**

- Short TCPWM\_IN and GPIO\_OUT on the base board
  - TCPWM\_OUT - Port 6.1: BB\_LIN3\_TX
  - TCPWM\_IN - Port 6.2: BB\_CAN8\_TXD
  - GPIO\_OUT - Port 6.3: BB\_CAN8\_RXD

### › **Expectation:**

- Signal of TCPWM\_OUT delays about 8 [us] from GPIO\_OUT's.

# Trigger MUX: DMA-UART



## Legend:

- Red block for power, debug and USB (Mandatory)