


a-(pego el Código desde otro ide porque, si no, no me entraba en la captura)

```
library ieee;
use ieee.std_logic_1164.all;
entity tabla d verdad is
end tabla d verdad;
architecture estructura of tabla_d_verdad is
begin
process (a, b, cin)
begin
    if (std_logic_vector'(a, b, cin)="000") then
| (cout, s)<=std_logic_vector'("00");</pre>
    elsif ((std_logic_vector'(a, b, cin)=("001")) or (std_logic_vector'(a, b, cin)=("010")) or (std_logic_vector'(a, b, cin)=("100"))) then
        (cout, s) <= std_logic_vector'("01");</pre>
    else (cout, s) <= std logic vector'("10");</pre>
    end if;
end estructura;
                               0 ps
                                       10.0 ns
                                                 20.0 ns
                                                           30.0 ns
                                                                     40.0 ns
                                                                               50.0 ns
                                                                                         60.0 ns
                                                                                                   70.0 ns
                                                                                                             80.0 ns
                                                                                                                       90.0 ns
                                                                                                                                 100.0 ns
                                                                                                                                           110.0 ns
```




```
library ieee;
 use ieee.std_logic_l164.all;
⊟entity Tabla_de_verdad_b is
□port (a,b,cin: in std_logic;
        cout, s: out std logic
        );
 end Tabla_de_verdad_b;
□architecture estructura of Tabla de verdad b is
■begin
process (a, b, cin)
begin
    case std_logic_vector'(a, b, cin) is
when "000"
                                       (cout, s)<=std_logic_vector'("00");</pre>
       when "001"
                   |"010"| "100"
                                  => (cout, s) <= std logic vector'("01");
       when "111"
                                   => (cout, s) <= std logic vector'("l1");
       when others
                                   => (cout, s) <= std logic vector'("10");
    end case;
 end process;
 end estructura;
```






d-




e-

```
library ieee;
use ieee.std logic 1164.all;
□package TablaDeVerdadPaquete is
   function Suma (a, b, cin: std logic) return std logic vector;
end TablaDeVerdadPaquete;
Epackage body TablaDeVerdadPaquete is
function Suma (a, b, cin: std_logic) return std_logic_vector is
variable s: std logic;
variable cout: std_logic;
⊟begin
   if (std_logic_vector'(a, b, cin)="000") then
      (cout, s):=std_logic_vector'("00");
   ė
elsif (std logic vector'(a, b, cin)=("111")) then
     (cout, s):=std_logic_vector'("11");
   else (cout, s):=std_logic_vector'("10");
   end if:
 return (cout, s);
 end Suma;
end TablaDeVerdadPaquete;
```




```
entity tabla_de_verdad_2 is
        (a: in std_logic_vector(ll downto 0);
        salida: out std_logic_vector(6 downto 0)
        );
end tabla_de_verdad_2;
architecture estructura of tabla de verdad 2 is
process (a)
begin
    if std match(a(11 downto 0), "0110110----") then
       salida<=("1000100");
   elsif std match(a(11 downto 0), "1110110----") then
        salida<=("1001000");
    elsif std_match(a(ll downto 0), "----010-----") then
       salida<=("0000001");
   elsif std_match(a(ll downto 0), "1100110----") then
       salida<=("0100000");
    elsif std_match(a(ll downto 0), "0100110----") then
       salida<=("0010000");
   elsif std match(a(ll downto 0), "-1---10--111") then
       salida<=("0000001");
   elsif std_match(a(ll downto 0), "1----10--111") then
        salida<=("0000001");
   elsif std_match(a(ll downto 0), "----100111-") then
       salida<=("0000010");
   elsif std_match(a(ll downto 0), "--1--10--111") then
       salida<=("0000001");
    elsif std match(a(ll downto 0), "---1-10--111") then
       salida<=("0000001");
    else
        salida<=("1111111");
end if;
end process;
end estructura;
```



```
3) a-
 library ieee;
 use ieee.std logic 1164.all;
⊟entity multiplexor is
□port (a, b: in std logic vector(7 downto 0);
         sel: in std logic;
        y: out std_logic_vector (7 downto 0)
         );
 end multiplexor;
□architecture estructura of multiplexor is
⊟begin
⊟process (a, b, sel)
begin
    if (sel='1') then
y \le b;
    elsif (sel='0') then
y \le a;
    else
y \le "ZZZZZZZZZ";
    end if;
 end process;
 end estructura;
```

		Name	Value at	0 ps	20.0 ns	40.0 ns	60.0 ns	80.0 ns
		Name	0 ps	0 ps				
i	>	> a	В 00000000	0000(1111	(0000)(1111)(0000)(1111)(0000\1111\0000\1111	0000\1111\0000\1111	0000\1111\0000\1111\0000\1
i	≽	> b	B 00000000	00000000	(11111111)(00000000)	1111111 (00000000)	1111111 (00000000)	1111111 00000000 111111
ir	<u>-</u>	sel	B 0					
8	*	> y	B 00000000	0000\1111	(0000)(1111)(0000)(111	00000000	11111111 (0000 (1111)	0000\1111\0000\ 11111111

```
library ieee;
         use ieee.std logic 1164.all;
multiplexor b is
□port (a, b: in std logic vector(7 downto 0);
                                                       sel: in std logic;
                                                       y: out std logic vector (7 downto 0)
                                                       );
         end multiplexor b;
—architecture estructura of multiplexor b is
begin
process (a, b, sel)
       begin
case sel is
                                                when '1' => y<=b;
                                                 when '0' => y<=a;
                                                 when others => y<="ZZZZZZZZZ";
                             end case;
          end process;
     Lend estructura;
                                                             110,0 ns 120,0 ns 140,0 ns 150,0 ns 150
                                                               \emptyset(11)(00)(111)(00)(111)(00)(111)(00)(111)(00)(111)(00)(111)(00)(111)(00)(111)(00)(111)(00)(111)(00)(111)(00)(111)(00)(111)(00)(111)(00)(111)(00)(111)(00)(111)(00)(111)(00)(111)(00)(111)(00)(111)(00)(111)(00)(111)(00)(111)(00)(111)(00)(111)(00)(111)(00)(111)(00)(111)(00)(111)(00)(111)(00)(111)(00)(111)(00)(111)(00)(111)(00)(111)(00)(111)(00)(111)(00)(111)(00)(111)(00)(111)(00)(111)(00)(111)(00)(111)(00)(111)(00)(111)(00)(111)(00)(111)(00)(111)(00)(111)(00)(111)(00)(111)(00)(111)(00)(111)(00)(111)(00)(111)(00)(111)(00)(111)(00)(111)(00)(111)(00)(111)(00)(111)(00)(111)(00)(111)(00)(111)(00)(111)(00)(111)(00)(111)(00)(111)(00)(111)(00)(111)(00)(111)(00)(111)(00)(111)(00)(111)(00)(111)(00)(111)(00)(111)(00)(111)(00)(111)(00)(111)(00)(111)(00)(111)(00)(111)(00)(111)(00)(111)(00)(111)(00)(111)(00)(111)(00)(111)(00)(111)(00)(111)(00)(111)(00)(111)(00)(111)(00)(111)(00)(111)(00)(111)(00)(111)(00)(111)(00)(111)(00)(111)(00)(111)(00)(111)(00)(111)(00)(111)(00)(111)(00)(111)(00)(111)(00)(111)(00)(111)(00)(111)(00)(111)(00)(111)(00)(111)(00)(111)(00)(111)(00)(111)(00)(111)(00)(111)(00)(111)(00)(111)(00)(111)(00)(111)(00)(111)(00)(111)(00)(111)(00)(111)(00)(111)(00)(111)(00)(111)(00)(111)(00)(111)(00)(111)(00)(111)(00)(111)(00)(111)(00)(111)(00)(111)(00)(111)(00)(111)(00)(111)(00)(111)(00)(111)(00)(111)(00)(111)(00)(111)(00)(111)(00)(111)(00)(111)(00)(111)(00)(111)(00)(111)(00)(111)(00)(111)(00)(111)(00)(111)(00)(111)(00)(111)(00)(111)(00)(111)(00)(111)(00)(111)(00)(111)(00)(111)(00)(111)(00)(111)(00)(111)(00)(111)(00)(111)(00)(111)(00)(111)(00)(111)(00)(111)(00)(111)(00)(111)(00)(111)(00)(111)(00)(111)(00)(111)(00)(111)(00)(111)(00)(111)(00)(111)(00)(111)(00)(111)(00)(111)(00)(111)(00)(111)(00)(111)(00)(111)(00)(111)(00)(111)(00)(111)(00)(111)(00)(111)(00)(111)(00)(111)(00)(111)(00)(111)(00)(111)(00)(111)(00)(111)(00)(111)(00)(111)(00)(111)(00)(111)(00)(111)(00)(111)(00)(111)(00)(111)(00)(111)(00)(111)(00)(111)(00)(111)(00)(111)(00)(111)(111)(111)(111)(111)(111)(111)(111)(111)(111)(111)(111)(111)(111)(111)(111)(111)(111)(
                                 B 00000000
                                   B 00000000
                                                               11111 (2000000) 1111111 (2000000) 1111111 (2000000) 1111111 (2000000) 1111111 (2000000) 1111111 (2000000) 1111111 (2000000) 1111111 (2000000) 1111111 (2000000) 1111111 (2000000) 1111111 (2000000) (200000) (200000) (200000) (200000) (200000) (200000) (200000) (200000) (200000) (200000) (200000) (200000) (200000) (200000) (200000) (200000) (200000) (200000) (200000) (200000) (200000) (200000) (200000) (200000) (200000) (200000) (200000) (200000) (200000) (200000) (200000) (200000) (200000) (200000) (200000) (200000) (200000) (200000) (200000) (200000) (200000) (200000) (200000) (200000) (200000) (200000) (200000) (200000) (200000) (200000) (200000) (200000) (200000) (200000) (200000) (200000) (200000) (200000) (200000) (200000) (200000) (200000) (200000) (200000) (200000) (200000) (200000) (200000) (200000) (200000) (200000) (200000) (200000) (200000) (200000) (200000) (200000) (200000) (200000) (200000) (200000) (200000) (200000) (200000) (200000) (200000) (200000) (200000) (200000) (200000) (200000) (200000) (200000) (200000) (200000) (200000) (200000) (200000) (200000) (200000) (200000) (200000) (200000) (200000) (200000) (200000) (200000) (200000) (200000) (200000) (200000) (200000) (200000) (200000) (200000) (200000) (200000) (200000) (200000) (200000) (200000) (200000) (200000) (200000) (200000) (200000) (200000) (200000) (200000) (200000) (200000) (200000) (200000) (200000) (200000) (200000) (200000) (200000) (200000) (200000) (200000) (200000) (200000) (200000) (200000) (200000) (200000) (200000) (200000) (200000) (200000) (200000) (200000) (200000) (200000) (200000) (200000) (200000) (200000) (200000) (200000) (200000) (200000) (200000) (200000) (200000) (200000) (200000) (200000) (200000) (200000) (200000) (200000) (200000) (200000) (200000) (200000) (200000) (200000) (200000) (200000) (200000) (200000) (200000) (200000) (200000) (200000) (200000) (200000) (200000) (200000) (200000) (200000) (200000) (200000) (2000000) (2000000) (2000000) (200000) (2000000) (200000) (2000000) (200000) (200000) (200000) 
                                                                                                                                                                                                                                                                                                                                                                                                                                            _>>>>>
                                   C-
                  library ieee;
                  use ieee.std logic 1164.all;
     entity multiplexor c is
     □port (a, b: in std logic vector(7 downto 0);
                                                                  sel: in std logic;
                                                                  y: out std logic vector (7 downto 0)
                                                                  );
                end multiplexor c;
      architecture estructura of multiplexor c is
     ■begin
                                      One: y<=a when sel='0' else
                                                                                                    b when sel='l' else
                                                                                                     "ZZZZZZZZ";
                  end estructura;
```




d-

```
library ieee;
 use ieee.std logic 1164.all;
Entity multiplexor d is
port (a, b: in std_logic_vector(7 downto 0);
        sel: in std logic;
        y: out std logic vector (7 downto 0)
        );
 end multiplexor d;
□architecture estructura of multiplexor d is
⊟begin
    with sel select
       y<=a
                     when '0',
                     when '1',
          "ZZZZZZZZ" when others;
Lend estructura;
```

	Name	Value at 0 ps	0 ps	10.0 ns	20.0 ns	30.0 ns	40.0 ns	50.0 ns	60.0 ns	70.0 ns	80.0 ns	90.0 ns	100.0 ns	110.0 ns	120.0 ns
			0 ps												
i	> a	B 00000000	00000	000 11	111111 0000000	00 11111	111 000000	00 1111	1111 000000	000 1111	11111 00000	0000 \(\) 11	111111 0000	0000 1111	1111 000
in	> b	B 11111111	11111	111	00000000	X	11111111	X	00000000	$=$ $\!$	11111111		00000000	X	11111111
in	sel	B 1										XXXX	****	****	***
**	> у	B 11111111	11111	111	00000000	11111	111 000000	00 1111	000000	000 1111	11111	XXXXXXXXX	0000	0000 1111	11111 000


4)



```
library ieee;
 use ieee.std_logic_l164.all;
entity deco a is
□port (a: in std_logic_vector(2 downto 0);
        y: out std_logic_vector (7 downto 0)
        );
 end deco a;
⊟architecture estructura of deco a is
⊟begin
    with a select
       y<=
          "00000001"
                              when "111",
          "00000010"
                              when "110",
           "00000100"
                              when "101",
           "00001000"
                              when
                                    "100",
          "00010000"
                              when "011",
                              when "010".
           "00100000"
          "01000000"
                              when "001",
                              when "000",
          "10000000"
          "ZZZZZZZZ"
                              when others;
Lend estructura;
```




```
library ieee;
 use ieee.std logic 1164.all;
Entity decodificador b is
□port (a: in std logic vector(2 downto 0);
        y: out std_logic_vector (7 downto 0)
        );
 end decodificador b;
□architecture estructura of decodificador b is
⊟begin
    process (a)
begin
       case a is
F
          when "000"=> y<="10000000";
          when "001"=> y<="01000000";
          when "010"=> y<="00100000";
          when "011"=> y<="00010000";
          when "100"=> y<="00001000";
          when "101"=> y<="00000100";
          when "110"=> y<="00000010";
          when "111"=> y<="00000001";
          when others => y<="ZZZZZZZZZ";
       end case;
    end process;
 end estructura;
```



c-

```
library ieee;
 use ieee.std logic 1164.all;
Entity decodificador_c is
□port (a: in std_logic_vector(2 downto 0);
        y: out std_logic_vector (7 downto 0)
       );
 end decodificador c;
☐architecture estructura of decodificador_c is
■begin
□process (a)
 variable i: integer:=0;
 begin
   for i in 0 to 7 loop
case a is
          when "000"=> v<="10000000";
          when "001"=> y<="010000000";
          when "010"=> y<="001000000";
          when "011"=> y<="00010000";
          when "100"=> y<="00001000";
          when "101"=> y<="00000100";
          when "110"=> y<="00000010";
          when "111"=> y<="00000001";
          when others => y<="ZZZZZZZZZ";
       end case;
    end loop;
  end process;
 Lend estructura;
```



```
5)
```


a-

library ieee;


```
use ieee.std logic 1164.all;
mentity codificador a is
□port (a: in std_logic_vector(7 downto 0);
                                                            y: out std_logic_vector (2 downto 0)
                                                            );
         end codificador_a;
☐architecture estructura of codificador a is
 -begin
                                                      y<="000" when a = "100000000" else
                                                                          "001" when a = "010000000" else
                                                                           "010" when a = "001000000" else
                                                                          "011"
                                                                                                                     when
                                                                                                                                                                 a = "00010000" else
                                                                          "100" when a = "00001000" else
                                                                          "101" when a = "00000100" else
                                                                          "110" when a = "00000010" else
                                                                          "111" when a = "00000001" else
                                                                          "ZZZ";
             end estructura;
                                                                 0 ps 10.0 ns 20.0 ns 30.0 ns 40.0 ns 50.0 ns 60.0 ns 70.0 ns 80.0 ns 90.0 ns 100.0 ns 110.0 ns 120.0 ns 130.0 ns 140.0 ns 150.0 ns 160.0 ns 170.0 ns 180.0 ns 190.0 ns
                                                                                                               0(1000)(1000)(1100)(1100)(0110)(0111)(0111)(0111)(0111)(1011)(1011)(1011)(1011)(1011)(1011)(1011)(1011)(1011)(1011)(1011)(1011)(1011)(1011)(1011)(1011)(1011)(1011)(1011)(1011)(1011)(1011)(1011)(1011)(1011)(1011)(1011)(1011)(1011)(1011)(1011)(1011)(1011)(1011)(1011)(1011)(1011)(1011)(1011)(1011)(1011)(1011)(1011)(1011)(1011)(1011)(1011)(1011)(1011)(1011)(1011)(1011)(1011)(1011)(1011)(1011)(1011)(1011)(1011)(1011)(1011)(1011)(1011)(1011)(1011)(1011)(1011)(1011)(1011)(1011)(1011)(1011)(1011)(1011)(1011)(1011)(1011)(1011)(1011)(1011)(1011)(1011)(1011)(1011)(1011)(1011)(1011)(1011)(1011)(1011)(1011)(1011)(1011)(1011)(1011)(1011)(1011)(1011)(1011)(1011)(1011)(1011)(1011)(1011)(1011)(1011)(1011)(1011)(1011)(1011)(1011)(1011)(1011)(1011)(1011)(1011)(1011)(1011)(1011)(1011)(1011)(1011)(1011)(1011)(1011)(1011)(1011)(1011)(1011)(1011)(1011)(1011)(1011)(1011)(1011)(1011)(1011)(1011)(1011)(1011)(1011)(1011)(1011)(1011)(1011)(1011)(1011)(1011)(1011)(1011)(1011)(1011)(1011)(1011)(1011)(1011)(1011)(1011)(1011)(1011)(1011)(1011)(1011)(1011)(1011)(1011)(1011)(1011)(1011)(1011)(1011)(1011)(1011)(1011)(1011)(1011)(1011)(1011)(1011)(1011)(1011)(1011)(1011)(1011)(1011)(1011)(1011)(1011)(1011)(1011)(1011)(1011)(1011)(1011)(1011)(1011)(1011)(1011)(1011)(1011)(1011)(1011)(1011)(1011)(1011)(1011)(1011)(1011)(1011)(1011)(1011)(1011)(1011)(1011)(1011)(1011)(1011)(1011)(1011)(1011)(1011)(1011)(1011)(1011)(1011)(1011)(1011)(1011)(1011)(1011)(1011)(1011)(1011)(1011)(1011)(1011)(1011)(1011)(1011)(1011)(1011)(1011)(1011)(1011)(1011)(1011)(1011)(1011)(1011)(1011)(1011)(1011)(1011)(1011)(1011)(1011)(1011)(1011)(1011)(1011)(1011)(1011)(1011)(1011)(1011)(1011)(1011)(1011)(1011)(1011)(1011)(1011)(1011)(1011)(1011)(1011)(1011)(1011)(1011)(1011)(1011)(1011)(1011)(1011)(1011)(1011)(1011)(1011)(1011)(1011)(1011)(1011)(1011)(1011)(1011)(1011)(1011)(1011)(1011)(1011)(1011)(1011)(1011)(1011)(1011)(1011)(1011)(1011)(1011)(1011)(1011)(1011)(1011)(1011)(1011)(1011)(1011)(1011)(1011)(1011)(1011)(1011)(1011)(1011)(1011)(1011)(1011)(1011)(1011)(1011)(1011)(1
                       a[7] B 0
                       a[6] B 0
                        a[5] B 0
                        a[4] B0
                        a[3] B 0
                                                                   ZZZ X 000 X 001 X ZZZ X 010 X
                                                                                                                                                                                                                                                                                                                                                      100 X
                                                                  0.0 ns 250,0 ns 260,0 ns 270,0 ns 260,0 ns 260,0 ns 260,0 ns 260,0 ns 360,0 ns 360,0
                                                                     B 00000000
                      a[7] 80
                       a[6] B 0
                        a[5] B 0
                        a[4] B 0
                        a[0] B 0
                                   B ZZZ
                                                                                X 000 X
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         X 101 X
                                                                     540,0 ns 550,0 ns 550,0 ns 570,0 ns 580,0 ns 590,0 ns 590,0 ns 600,0 ns 600,0 ns 600,0 ns 620,0 ns 650,0 ns 650
                                                                     100
                                    B 00000000
                       a[7] B 0
                        a[1] B 0
                        a[0] B 0
```

X 110 X


X 100 X



```
library ieee;
 use ieee.std logic 1164.all;
mentity codificador_b is
port (a: in std_logic_vector(7 downto 0);
         y: out std logic vector (2 downto 0)
         );
end codificador_b;
□architecture estructura of codificador b is
⊟begin
□process (a)
 begin
if a = "10000000" then
    y<="111";
上回
    elsif a = "01000000" then
-
       y<="110";
       elsif a = "00100000" then
1-0-1-0
          y<="101";
           elsif a = "00010000" then
              v<="100";
              elsif a = "00001000" then
1-0-10-10
                 y<="011";
                 elsif a = "00000100" then
                    y<="010";
                    elsif a = "00000010" then
                       y<="001";
                       elsif a = "00000001" then
y<="000";
                          else y<="ZZZ";</pre>
end if;
end process;
end estructura;
```



```
library ieee;
 use ieee.std_logic_1164.all;
Entity codificador c is
□port (a: in std logic vector(7 downto 0);
        y: out std logic vector (2 downto 0)
        );
 end codificador_c;
□architecture estructura of codificador c is
□begin
-process (a)
 variable i: integer:=0;
 begin
for i in 0 to 7 loop
       case a is
when "10000000"=>
                              y<="000";
          when "01000000"=>
                              y<="001";
          when "00100000"=>
                               y<="010";
          when "00010000"=>
                               y<="011";
          when "00001000"=>
                               y<="100";
          when "00000100"=>
                               y<="101";
          when "00000010"=>
                               y<="110";
          when "00000001"=>
                               y<="111";
          when others => y<="ZZZ";
       end case;
    end loop;
 end process;
 end estructura;
```



6)


a-

```
library ieee;
use ieee.std_logic_1164.all;
```

```
entity contador a is
port ( clk, resetl: in std_logic;
       y: out std_logic_vector(3 downto 0)
end contador a;
architecture estructura of contador_a is
begin
process (clk)
    variable i: integer:=0;
begin
3
    if rising_edge(clk) then
        case i is
                when 0 => y <= "00000";
                when 1 => y = "0001";
                when 2 => y = "0010";
                when 3 => y = "0011";
                when 4 => y = "0100";
                when 5 \Rightarrow y = "0101";
                when 6 => y = "0110";
                when 7 \Rightarrow y = 0111;
                when 8 => y<="1000";
                when 9 => y = "1001";
                when 10 => y<="1010";
                when 11 \Rightarrow y = 1011;
                when 12 => y<="1100";
                when 13 => y<="1101";
                when 14 \Rightarrow y = "1110";
                 when 15 => y = "1111";
            when others => y = "ZZZZ";
        end case;
        i:=i+1;
    end if;
    if reset1 = '1' then
    i:=0;
    end if;
end process;
end estructura;
```




```
library ieee;
entity contador b is
port ( clk, resetl, CE, L: in std_logic;
          L_num: in integer;
          y: out std logic vector(3 downto 0)
end contador b;
 architecture estructura of contador b is
begin
process (CE, L)
 variable i: integer:=0;
 begin
if resetl = '1' then
         i:=0;
elsif CE='1' then
          if rising edge(clk) then
               if L='1' then
                   i:=L num;
               else
                i:=i+l;
               end if;
               case i is
                       when 0 => y = "0000";
                       when 1 \Rightarrow y<="0001";
when 2 \Rightarrow y<="0010";
when 3 \Rightarrow y<="0011";
                       when 4 ⇒ y = "0100";
                       when 5 => y <= "0101";
                       when 6 => y<="0110";
                                                                                when 15 => y = "1111";
                       when 7 => y<="0111";
                       when 8 => y = "1000";
                                                                           when others \Rightarrow y = "ZZZZ";
                       when 9 => y = "1001";
                       when 10 => y = "1010";
                       when 11 \Rightarrow y = 1011;
                                                                      end case;
                       when 12 => y = "1100";
                       when 13 => y = "1101";
                                                         end process;
                       when 14 ⇒ y = "1110";
                                                          end estructura;
```



7)


```
a-
 library ieee;
 use ieee.std_logic_1164.all;
 use ieee.std_logic_arith.all;
entity hdlc_a is
∃port (clk, reset, Din: in std_logic;
       F: out std_logic
 -);
 end hdlc_a;
∃architecture estructura of hdlc_a is
    type e is (eReset, PrimerO, Primerl, Segundol, Tercerl, Cuartol, Quintol, Sextol, Inicio);
    signal estado:e;
∃begin
|
| pro
    process(clk, reset)
    begin
if reset ='0' then
       estado<=eReset;
    elsif (rising_edge(clk)) then
          when eReset => if Din='0' then
                             estado<=Primer0;
                           else
                             estado<=eReset;
                           end if;
          when Primer0 => if Din='1' then
                             estado<=Primerl;
                             estado<=Primer0;
                            end if;
when Primerl => if Din='l' then
                            estado<=Segundol;
                           else
                             estado<=Primer0:
                           end if;
           when Segundol => if Din='l' then
                             estado<=Tercerl;
                           else
                             estado<=Primer0;
                           end if;
           when Tercerl => if Din='1' then
                             estado<=Cuartol;
                           else
                             estado<=Primer0;
                           end if;
           when Cuartol => if Din='1' then
                             estado<=Quintol;
                           else
                             estado<=Primer0;
                           end if;
           when Quintol => if Din='1' then
                             estado<=Sextol;
                           else
                             estado<=Primer0;
                           end if;
           when Sextol => if Din='l' then
                             estado<=eReset;
                           else
                             estado<=Inicio:
                           end if;
```

```
when Inicio => if Din='l' then
                          estado<=eReset;
                         else
                           estado<=Primer0;
                         end if;
  end case;
  end if;
  end process;
  process (estado)
  begin
     if estado=Inicio then
        F<='1';
       F<='0';
     end if;
  end process;
end estructura;
```





	Source State	Destination State	Condition
1	Cuarto 1	Quinto 1	(Din)
2	Cuarto1	Primer0	(!Din)
3	eReset	Primer0	(!Din)
4	eReset	eReset	(Din)
5	Inicio	Primer0	(!Din)
6	Inicio	eReset	(Din)
7	Primer0	Primer1	(Din)
8	Primer0	Primer0	(!Din)
9	Primer 1	Segundo 1	(Din)
10	Primer 1	Primer0	(!Din)
11	Quinto 1	Sexto1	(Din)
12	Quinto 1	Primer0	(!Din)
13	Segundo 1	Tercer1	(Din)
14	Segundo 1	Primer0	(!Din)
15	Sexto1	Inicio	(!Din)
16	Sexto1	eReset	(Din)
17	Tercer1	Primer0	(!Din)
18	Tercer1	Cuarto 1	(Din)


	Name	Inicio	Sexto1	Quinto 1	Cuarto 1	Tercer1	Segundo 1	Primer 1	Primer0	eReset
1		0	0	0	0	0	0	0	0	0
2	Primer0	0	0	0	0	0	0	0	1	1
3	Primer 1	0	0	0	0	0	0	1	0	1
4	Segundo 1	0	0	0	0	0	1	0	0	1
5	Tercer1	0	0	0	0	1	0	0	0	1
6	Cuarto 1	0	0	0	1	0	0	0	0	1
7	Quinto 1	0	0	1	0	0	0	0	0	1
8	Sexto1	0	1	0	0	0	0	0	0	1
9	Inicio	1	0	0	0	0	0	0	0	1




Copio solo la descripción de hardware que se incluyó a la descripción anterior.











```
library leee;
 use ieee.std_logic_l164.all;
 use ieee.std_logic_arith.all;
∃entity hdlc_d is
port (clk, reset, Din: in std_logic;
     F: out std_logic
-);
end hdlc_d;
architecture estructura of hdlc_d is
    --type e is (eReset, PrimerO, Primerl, Segundol, Tercerl, Cuartol, Quintol, Sextol, Inicio);
    attribute enum_encoding : string;
    subtype e is unsigned (3 downto 0);
      constant eReset : e := "0000";
       constant Primer0 : e := "0001";
       constant Primerl : e := "0010";
       constant Segundol : e := "0011";
       constant Tercerl : e := "0100";
       constant Cuartol : e := "0101";
       constant Quintol : e := "0110";
       constant Sextol : e := "0111";
       constant Inicio : e := "1000";
    signal estado:e;
∃begin
    process(clk, reset)
   begin
```



Elementos lógicos: 8



e-

```
library ieee:
 use ieee.std_logic_l164.all;
 use ieee.std_logic_arith.all;
⊟entity hdlc_e is
□port (clk, reset, Din: in std_logic;
      F, mensaje: out std_logic
 end hdlc e;
⊟architecture estructura of hdlc e is
    --type e is (eReset, Primer0, Primer1, Segundol, Tercerl, Cuartol, Quintol, Sextol, Inicio);
    attribute enum_encoding : string;
    subtype e is unsigned (3 downto 0);
      constant eReset : e := "0000";
       constant Primer0 : e := "0001";
       constant Primerl : e := "0010";
       constant Segundol : e := "0011";
       constant Tercerl : e := "0100";
       constant Cuartol : e := "0101";
       constant Quintol : e := "0110";
       constant Sextol : e := "0111";
       constant Inicio : e := "1000";
    signal estado:e;
⊟begin
process(clk, reset)
    begin
   if reset ='0' then
estado<=eReset;
|-
|-
|-
|-
    elsif (rising_edge(clk)) then
      case estado is
一日十日
            when eReset => if Din='0' then
                               estado<=Primer0;
                             else
                               estado<=eReset;
end if;
            when Primer0 => if Din='1' then
                               estado<=Primerl;
                              else
                               estado<=Primer0;
end if;
            when Primerl => if Din='l' then
                                estado<=Segundol;
estado<=Primer0:
                              end if;
            when Segundol => if Din='l' then
                                estado<=Tercer1;
                              else
estado<=Primer0;
                              end if;
            when Tercerl => if Din='l' then
                                estado<=Cuartol;
                              else
                                estado<=Primer0;
end if;
            when Cuartol => if Din='1' then
F
                                estado<=Quintol;
                              else
estado<=Primer0;
                              end if;
            when Quintol => if Din='1' then
                                estado<=Sextol;
                                estado<=Primer0;
                              end if:
```

```
when Sextol => if Din='1' then
                                          estado<=eReset;
                                       else
                                         estado<=Inicio;
                                       end if;
              when Inicio => if Din='l' then
                                         estado<=eReset;
                                       else
                                         estado<=Primer0;
                                       end if;
              when others
                                 => null;
      end case;
      end if:
      end process;
     process (estado)
     begin
if estado=Inicio then
               F<='1';
              F<='0';
          end if;
      end process;
process (clk, reset)
     variable vector guardado: std logic vector (7 downto 0);
     variable i: integer;
if reset ='1' then
             if (rising edge(clk)) then
                 if Din='0' then
|
|-
|-
                     vector_guardado(i):='0';
                     i:=i+1;
                 else
                     vector_guardado(i):='1';
                     i:=i+1;
F
                 end if;
                 if i=7 then
                    i:=0;
                 end if;
             end if;
        end if;
\dot{\Box}
         if vector_guardado="01111110" then
            mensaje<='1';
          else
            mensaje<='0';
         end if;
      end process;
  end estructura;
                Ops 10.0 ns 20.0 ns 30.0 ns 40.0 ns 50.0 ns 60.0 ns 70.0 ns 80.0 ns 90.0 ns 100.0 ns 110.0 ns 120.0 ns 130.0 ns 140.0 ns 150.0 ns 160.0 ns 170.0 ns 180.0 ns 190.0 ns 200.0 ns 200.0 ns 200.0 ns 200.0 ns 200.0 ns 250.0 ns 250.0 ns
in_ dk B 0
in_ Din B 1

B > estado B 0000
                                                              X 0010 X 0011 X 0100 X 0101 X 0110 X 0111 X 1000 X
                                                       0001
 out
         во
 <u>₽</u> > i
         B 0000000000
 out
-
    mensale B 0
    reset B 1
 🎒 > vector_g... B 00000000
                00000 00000010 00000110 00001110 00011110
                                                                                                         X 01111100 X 01111000 X 01110000 X 01100000 X 01000000 X
                                                                          01111110
```

						#
Manage						