

# AN4505 Application note

L3GD20: 3-axis digital output gyroscope

#### Introduction

This document is intended to provide usage information and application hints related to ST's L3GD20 3-axial digital gyroscope.

The L3GD20 is a three-axis angular rate sensor with a digital I<sup>2</sup>C/SPI serial interface standard output.

The device has a full scale of ±250/±500/ ±2000 dps and is capable of measuring rates with a user-selectable bandwidth.

The device may be configured to generate interrupt signals by an independent wake-up event. Thresholds and timing of the interrupt generator are programmable by the end user on the fly.

The L3GD20 has an integrated 32-level first-in first-out (FIFO) buffer allowing the user to store data in order to limit intervention by the host processor.

The L3GD20 is available in a small thin plastic land grid array package (LGA 4x4x1) and it is guaranteed to operate over an extended temperature range from -40 °C to +85 °C.

The ultra-small size and weight of the SMD package make it an ideal choice for handheld portable applications such as cell phones and PDAs, or any other application where reduced package size and weight are required.

June 2014 DocID026441 Rev 1 1/43

Contents AN4505

## **Contents**

1	Reg	sters		6				
2	Ope	Operating modes						
	2.1	Power-down	ı mode	9				
	2.2	Sleep mode		9				
	2.3	Normal mod	e	9				
	2.4	Delay to swi	tch modes	9				
3	Rea	ling angular	rate data	. 10				
	3.1	Startup sequ	uence	. 10				
	3.2	Using the sta	atus register	. 10				
	3.3	Using the da	ata-ready (DRDY) signal	. 11				
	3.4	Using the blo	ock data update (BDU) feature	. 11				
	3.5	Level-sensit	ive/edge-sensitive data enable (DEN)	. 12				
		3.5.1 Lev	el-sensitive trigger stamping (LVLen = 1; EXTRen = 0)	12				
		3.5.2 Edg	e-sensitive trigger (LVLen = 0; EXTRen = 1)	13				
	3.6	Understandi	ng angular rate data	. 14				
		3.6.1 Data	a alignment	14				
		_	little endian selection					
		3.6.3 Exa	mple of angular rate data	. 14				
4	Digi	al filters		. 15				
	4.1	Filter configu	urations	. 15				
	4.2	Low-pass file	ters	. 16				
	4.3	High-pass fil	lter	. 17				
		4.3.1 Nor	mal mode	18				
		4.3.2 Ref	erence mode	18				
		4.3.3 Auto	preset	. 19				
5	Inte	rupt generat	ion	. 20				
	5.1	Interrupt pin	configuration	. 20				
	5.2	Interrupt cor	nfiguration	. 21				
	5.3	Threshold .		. 22				



	5.4	Duratio	on	22
	5.5	Selecti	ve axis movement and wake-up interrupts	24
		5.5.1	Wake-up	25
		5.5.2	HP filter bypassed	26
		5.5.3	Using the HP filter	26
	5.6	Selecti	ve axis movement detection	27
6	First	:-in first	-out (FIFO) buffer	29
	6.1	FIFO d	lescription	29
	6.2	FIFO r	egisters	30
		6.2.1	Control register 5 (0x24)	30
		6.2.2	FIFO control register (0x2E)	31
		6.2.3	FIFO source register (0x2F)	32
	6.3	FIFO n	nodes	33
		6.3.1	Bypass mode	33
		6.3.2	FIFO mode	33
		6.3.3	Stream mode	34
		6.3.4	Stream-to-FIFO mode	37
		6.3.5	Bypass-to-Stream mode	38
	6.4	Watern	mark	39
	6.5	Retriev	ving data from FIFO	40
7	Tem	perature	e sensor	41
	7.1	Examp	ole of delta temperature data calculation	41
8	Revi	sion his	storv	42

List of tables AN4505

## List of tables

Table 1.	Registers	6
Table 2.	Operating mode selection	8
Table 3.	Data rate configuration	8
Table 4.	Power consumption	9
Table 5.	Turn-on time	9
Table 6.	DEN configurations	
Table 7.	Output data registers content vs. angular rate (FS = 250 dps)	. 14
Table 8.	CTRL_REG5 register	. 15
Table 9.	Out_Sel configuration setting	. 15
Table 10.	INT1_Sel configuration setting	. 16
Table 11.	Low-pass filters cutoff frequency	. 16
Table 12.	CTRL_REG2 register	. 17
Table 13.	High-pass filter cutoff frequency [Hz]	
Table 14.	High-pass filter mode configuration	. 17
Table 15.	Reference mode LSB value	. 18
Table 16.	CTRL_REG3 register	. 20
Table 17.	CTRL_REG3 description	. 20
Table 18.	INT1_CFG register	. 21
Table 19.	INT1_CFG description	. 21
Table 20.	Interrupt mode configuration	. 21
Table 21.	INT1_THS_xH register	. 22
Table 22.	INT1_THS_xL register	. 22
Table 23.	Threshold LSB value	
Table 24.	INT1_DURATION register	. 22
Table 25.	INT1_DURATION description	. 22
Table 26.	Duration LSB value in normal mode	. 22
Table 27.	FIFO buffer full representation (32nd sample set stored)	
Table 28.	FIFO overrun representation (33rd sample set stored and 1st sample discarded)	. 30
Table 29.	FIFO enable bit in CTRL_REG5	. 30
Table 30.	FIFO_CTRL_REG	. 31
Table 31.	FIFO_SRC_REG	
Table 32.	FIFO_SRC_REG behavior assuming WTM[4:0] = 15 (hex)	. 32
Table 33.	CTRL_REG3 (0x22)	. 32
Table 34.	OUT_TEMP register content	. 41
Table 35.	Document revision history	. 42



AN4505 List of figures

## List of figures

igure 1.	Data ready signal	11
igure 2.	Data synchronization: level sensitive	. 12
igure 3.	Level-sensitive trigger stamping	. 12
igure 4.	Data synchronization: edge sensitive	. 13
igure 5.	Low-pass/high-pass filter connections block diagram	. 15
igure 6.	High-pass filter reset by reading the REFERENCE register	. 18
igure 7.	Reference mode	. 19
igure 8.	Autoreset	. 19
igure 9.	Interrupt signals and interrupt pins	. 20
Figure 10.	Wait disabled	. 23
igure 11.	Wait enabled	. 23
igure 12.	No-move, wake-up interrupt generator	. 24
igure 13.	NM_WU_CFG high and low	. 25
igure 14.	Wake-up interrupt	. 25
igure 15.	No-move interrupt	. 28
igure 16.	FIFO_EN connections block diagram	. 31
igure 17.	FIFO mode behavior	. 34
igure 18.	Stream mode fast reading behavior	35
igure 19.	Stream mode slow reading behavior	
igure 20.	Stream mode slow reading zoom	
igure 21.	Stream-to-FIFO mode: interrupt not latched	
igure 22.	Stream-to-FIFO mode: interrupt latched	
Figure 23.	Bypass-to-Stream mode	. 39
Figure 24.	Watermark behavior - WTM[4:0] = 10 (hex)	39
Figure 25.	FIFO reading diagram - WTM[4:0] = 10 (hex).	. 40



## Registers

Table 1. Registers

Dogiotor nome	Address	D:47	Ditc	Die 1. Reg		D:42	D:42	D:44	D:40
Register name	Address	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
WHO_AM_I	0Fh	1	1	0	1	0	0	1	1
CTRL_REG1	20h	DR1	DR0	BW1	BW0	PD	Zen	Yen	Xen
CTRL_REG2	21h	0	0	HPM1	HPM0	HPCF3	HPCF2	HPCF1	HPCF0
CTRL_REG3	22h	I1_Int1	I1_Boot	H_Lactive	PP_OD	I2_DRDY	I2_WTM	I2_ORun	I2_Empty
CTRL_REG4	23h	BDU	BLE	FS1	FS0	-	-	-	SIM
CTRL_REG5	24h	BOOT	FIFO_EN		HPen	INT1_Sel1	INT1_Sel0	Out_Sel1	Out_Sel0
REFERENCE	25h	REF7	REF6	REF5	REF4	REF3	REF2	REF1	REF0
OUT_TEMP	26h	Temp7	Temp6	Temp5	Temp4	Temp3	Temp2	Temp1	Temp0
STATUS_REG	27h	ZYXOR	ZOR	YOR	XOR	ZYXDA	ZDA	YDA	XDA
OUT_X_L	28h	XD7	XD6	XD5	XD4	XD3	XD2	XD1	XD0
OUT_X_H	29h	XD15	XD14	XD13	XD12	XD11	XD10	XD9	XD8
OUT_Y_L	2Ah	YD7	YD6	YD5	YD4	YD3	YD2	YD1	YD0
OUT_Y_H	2Bh	YD15	YD14	YD13	YD12	YD11	YD10	YD9	YD8
OUT_Z_L	2Ch	ZD7	ZD6	ZD5	ZD4	ZD3	ZD2	ZD1	ZD0
OUT_Z_H	2Dh	ZD15	ZD14	ZD13	ZD12	ZD11	ZD10	ZD9	ZD8
FIFO_CTRL_REG	2Eh	FM2	FM1	FM0	WTM4	WTM3	WTM2	WTM1	WTM0
FIFO_SRC_REG	2Fh	WTM	OVRN	EMPTY	FSS4	FSS3	FSS2	FSS1	FSS0
INT1_CFG	30h	AND/OR	LIR	ZHIE	ZLIE	YHIE	YLIE	XHIE	XLIE
INT1_SRC	31h	-	IA	ZH	ZL	YH	YL	XH	XL
INT1_THS_XH	32h	-	THSX14	THSX13	THSX12	THSX11	THSX10	THSX9	THSX8
INT1_THS_XL	33h	THSX7	THSX6	THSX5	THSX4	THSX3	THSX2	THSX1	THSX0
INT1_THS_YH	34h	-	THSY14	THSY13	THSY12	THSY11	THSY10	THSY9	THSY8



## Table 1. Registers (continued)

Register name	Address	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
INT1_THS_YL	35h	THSY7	THSY6	THSY5	THSY4	THSY3	THSY2	THSY1	THSY0
INT1_THS_ZH	36h	-	THSZ14	THSZ13	THSZ12	THSZ11	THSZ10	THSZ9	THSZ8
INT1_THS_ZL	37h	THSZ7	THSZ6	THSZ5	THSZ4	THSZ3	THSZ2	THSZ1	THSZ0
INT1_DURATION	38h	WAIT	D6	D5	D4	D3	D2	D1	D0

Operating modes AN4505

## 2 Operating modes

The L3GD20 provides three different operating modes, respectively cited as power-down mode, sleep mode and normal mode.

After power supply is applied, the L3GD20 performs a 10 ms boot procedure to load the trimming parameter. After the boot is completed, the device is automatically configured in power-down mode.

Referring to the L3GD20 datasheet, output data rate (ODR), power down (PD) and Zen, Yen, Xen bits of CTRL\_REG1 are used to select the operating modes (power-down mode, sleep mode and normal mode) and output data rate (*Table 2* and *Table 3*).

Table 2. Operating mode selection

Operating mode	PD	Zen	Yen	Xen
Power-down	0	-	-	-
Sleep	1	0	0	0
Normal	1	-	-	-

Table 3. Data rate configuration

DR [1:0]	BW [1:0]	ODR [Hz]	Cutoff LPF1 [Hz]	Cutoff LPF2 [Hz]
00	00	95		12.5
00	01	95	22	25
00	10	95	- 32	25
00	11	95		25
01	00	190		12.5
01	01	190	- - 54	25
01	10	190	- 54	50
01	11	190		70
10	00	380		20
10	01	380	78	25
10	10	380	76	50
10	11	380		110
11	00	760		30
11	01	760	93	35
11	10	760	93	50
1	11	760		110

AN4505 Operating modes

*Table 4* shows the typical values of power consumption for the different operating modes. Power consumption in normal mode is independent of the selected ODR.

**Table 4. Power consumption** 

Operating mode	Power consumption
Power-down	5 μΑ
Sleep	2 mA
Normal	6.1 mA

#### 2.1 Power-down mode

When the device is in power-down mode, almost all internal blocks of the device are switched off to minimize power consumption. Digital interfaces (I<sup>2</sup>C and SPI) are still active to allow communication with the device. The content of the configuration registers is preserved and output data registers are not updated, therefore keeping the last data sampled in memory before going into power-down mode.

## 2.2 Sleep mode

While the device is in sleep mode the driving circuitry making the moving mass of the gyroscope oscillating is kept active. Turn-on time from sleep mode to normal mode is drastically reduced.

#### 2.3 Normal mode

In normal mode, data are generated at the data rate (ODR) selected through the DR bits. Data interrupt generation is active and configured through the INT1\_CFG register.

## 2.4 Delay to switch modes

The delay in order to switch modes is shown in *Table 5*.

Table 5. Turn-on time

Starting mode	Target mode	Turn-on time - typ
Power-down	Normal	250 ms
Power-down	Self test	250 ms
Sleep	Normal	1/ODR: LPF2 disabled 6/ODR: LPF2 enabled
Normal	Sleep	immediate
Normal	Power-down	immediate
Other settings change	-	1/ODR: LPF2 disabled 6/ODR: LPF2 enabled

## 3 Reading angular rate data

#### 3.1 Startup sequence

Once the device is powered-up, it automatically downloads the calibration coefficients from the embedded flash to the internal registers. When the boot procedure is completed, i.e. after approximately 10 milliseconds, the device automatically enters power-down mode. To turn on the device and gather angular rate data, it is necessary to select one of the operating modes through CTRL\_REG1 and to enable at least one of the axes.

The following general-purpose sequence can be used to configure the device:

- Write CTRL\_REG2
- 2. Write CTRL\_REG3
- 3. Write CTRL\_REG4
- 4. Write CTRL REG6
- 5. Write REFERENCE
- 6. Write INT1 THS
- 7. Write INT1\_DUR
- 8. Write INT1 CFG
- 9. Write CTRL REG5
- 10. Write CTRL\_REG1

## 3.2 Using the status register

The device is provided with a STATUS\_REG which should be polled to check when a new set of data is available. The reads should be performed as follows:

- 1. Read STATUS\_REG
- 2. If STATUS REG(3) = 0, then go to 1
- 3. If STATUS REG(7) = 1, then some data have been overwritten
- 4. Read OUT\_X\_L
- 5. Read OUT\_X\_H
- 6. Read OUT\_Y\_L
- 7. Read OUT\_Y\_H
- 8. Read OUT\_Z\_L
- 9. Read OUT\_Z\_H
- 10. Data processing
- 11. Go to 1

The check performed at step 3 allows understanding whether the reading rate is adequate compared to the data production rate. In case one or more angular rate samples have been overwritten by new data, because of an insufficient reading rate, the ZYXOR bit of STATUS REG is set to 1.

The overrun bits are automatically cleared when all the data present inside the device have been read and new data have not been produced in the meantime.

### 3.3 Using the data-ready (DRDY) signal

The device may be configured to have one HW signal to determine when a new set of measurement data is available for reading. This signal is represented by the ZYXDA bit of STATUS\_REG. The signal can be driven to the DRDY/INT2 pin by setting the I2\_DRDY bit of CTRL\_REG3 to 1 and its polarity set to active-low or active-high through the H\_Lactive bit of CTRL\_REG3 (see Section 5.1).

The data-ready signal rises to 1 when a new set of angular rate data has been generated and it is available for reading. The interrupt is reset when the higher part of one of the enabled channels has been read (29h, 2Bh, 2Dh).




Figure 1. Data ready signal

## 3.4 Using the block data update (BDU) feature

If reading the angular rate data is particularly slow and cannot be synchronized (or it is not required) with either the ZYXDA bit present inside the STATUS\_REG or with the DRDY signal, it is strongly recommended to set the BDU (block data update) bit in CTRL\_REG4 to 1.

This feature avoids reading values (most significant and least significant parts of the angular rate data) related to different samples. In particular, when the BDU is activated, the data registers related to each channel always contain the most recent angular rate data produced by the device, but, in case the reading of a given pair (i.e. OUT\_X\_H and OUT\_X\_L, OUT\_Y\_H and OUT\_Y\_L, OUT\_Z\_H and OUT\_Z\_L) is initiated, the refresh for that pair is blocked until both MSB and LSB parts of the data are read.

Note:

BDU only guarantees that  $OUT_X(Y, Z)_L$  and  $OUT_X(Y, Z)_H$  have been sampled at the same moment. For example, if the reading speed is too slow, it may read X and Y sampled at T1 and Z sampled at T2.



## 3.5 Level-sensitive/edge-sensitive data enable (DEN)

The L3GD20 allows external trigger level recognition by enabling the EXTRen (bit 7) and LVLen (bit 6) bits in RESERVED (11h). Two different modes can be used: level-sensitive or edge-sensitive trigger. The DEN input signal is driven on pin 8 (Reserved).

Table	6. DE	N con	ifigur	ations
-------	-------	-------	--------	--------

EXTRen	LVLen	Function
0	1	Level sensitive
1	0	Edge sensitive

#### 3.5.1 Level-sensitive trigger stamping (LVLen = 1; EXTRen = 0)

Once enabled, the DEN logical value replaces the less significant bit of X, Y and Z data for the axis selected through the Xen, Yen, Zen bits in CTRL\_REG1 (20h) until the DEN logical value is kept high.

Data are stored inside the FIFO with the internally selected ODR.

Figure 2. Data synchronization: level sensitive





Figure 3. Level-sensitive trigger stamping



577

12/43 DocID026441 Rev 1

## 3.5.2 Edge-sensitive trigger (LVLen = 0; EXTRen = 1)

Once enabled, FIFO and output data are updated only with the first sample of X, Y and Z data generated after every rising edge of the DEN input signal. The DEN signal must be high while a new data sample is generated in order to update data in FIFO and output registers.

When the ODR selected is 800 Hz, the maximum DEN sample frequency is  $f_{DEN} = 1/T_{DEN} = 400$  Hz (downsampling is useful).




Figure 4. Data synchronization: edge sensitive

#### 3.6 Understanding angular rate data

The measured angular rate data are sent to the OUT\_X\_H, OUT\_X\_L, OUT\_Y\_H, OUT\_Y\_L, OUT\_Z\_H, and OUT\_Z\_L registers. These registers contain, respectively, the most significant part and the least significant part of the angular rate signals acting on the X, Y, and Z axes.

The complete angular rate data for the X (Y, Z) channel is given by the concatenation OUT\_X\_H & OUT\_X\_L (OUT\_Y\_H & OUT\_Y\_L, OUT\_Z\_H & OUT\_Z\_L) and it is expressed as a two's complement number.

#### 3.6.1 Data alignment

Angular rate data are represented as 16-bit numbers and are left-justified.

#### 3.6.2 Big-little endian selection

The L3GD20 allows swapping the content of the lower and the upper part of the angular rate registers (i.e. OUT\_X\_H with OUT\_X\_L), in order to be compliant with both little-endian and big-endian data representations.

"Little Endian" means that the low-order byte of the number is stored in memory at the lowest address, and the high-order byte at the highest address. (The little end comes first). This mode corresponds to bit BLE in CTRL\_REG4 set to 0 (default configuration).

On the contrary, "Big Endian" means that the high-order byte of the number is stored in memory at the lowest address, and the low-order byte at the highest address.

#### 3.6.3 Example of angular rate data

Table 7 provides a few basic examples of the data that is read in the data registers when the device is subject to a given angular rate. The values listed in the table are given under the hypothesis of perfect device calibration (i.e. no offset, no gain error,....) and practically show the effect of the BLE bit.

			•	<u> </u>
	BLE	≣ = 0	BLE	= 1
Angular rate values		Register	address	
	28h	29h	28h	29h
0 dps	00h	00h	00h	00h
100 dps	A4h	2Ch	2Ch	A4h
200 dps	49h	59h	59h	49h
-100 dps	5Ch	C4h	C3h	5Ch
-200 dps	B7h	A6h	A6h	B7h

Table 7. Output data registers content vs. angular rate (FS = 250 dps)

14/43 DocID026441 Rev 1


AN4505 Digital filters

## 4 Digital filters

The L3GD20 provides embedded low-pass and as well as high-pass filtering capability to easily delete the DC component of the measured angular rate. As shown in *Figure 5*, through HPen, INT1\_Sel[1:0] and Out\_Sel[1:0] bits of CTRL\_REG5 configuration, it is possible to independently apply the filter on the output/fifo data and/or on the interrupts data. This means that it is possible, i.e., to get filtered data while interrupt generation works on unfiltered data.

Table 8. CTRL\_REG5 register

Figure 5. Low-pass/high-pass filter connections block diagram



## 4.1 Filter configurations

Referring to *Table 9*, the HPen and Out\_Sel[1:0] bits are used to drive unfiltered or filtered data to the output registers and to the FIFO:

**HPen** Out Sel1 Out Sel0 Description Data in DataReg and FIFO are not high-pass 0 0 Х filtered Data in DataReg and FIFO are high-pass 0 1 filtered Data in DataReg and FIFO are low-pass 0 1 Х filtered by LPF2 Data in DataReg and FIFO are high-pass and 1 1 Х low-pass filtered by LPF2

Table 9. Out\_Sel configuration setting

Digital filters AN4505

Referring to *Table 10*, HPen and INT1\_Sel[1:0] bits are used to drive unfiltered or filtered data to the interrupt generator circuitry.

HPen	IN1T_Sel1	INT1_Sel0	Description
х	0	0	Non high-pass filtered data are used for the interrupt generator
х	0	1	High-pass filtered data are used for the interrupt generator
0	1	х	Low-pass filtered data are used for the interrupt generator
1	1	x	High-pass and low-pass filtered data are used for the interrupt generator

Table 10. INT1\_Sel configuration setting

## 4.2 Low-pass filters

The bandwidth of the low-pass filters depends on the selected ODR. The cutoff frequencies  $(f_t)$  of the low-pass filters are shown in *Table 11*.

	100.0 1 20	1		
DR [1:0]	BW [1:0]	ODR [Hz]	Cutoff LPF1 [Hz]	Cutoff LPF2 [Hz]
00	00	95		12.5
00	01	95	32	25
00	10	95		25
00	11	95		25
01	00	190		12.5
01	01	190	54	25
01	10	190	54	50
01	11	190		70
10	00	380		20
10	01	380	78	25
10	10	380	76	50
10	11	380		110
11	00	760		30
11	01	760	93	35
11	10	760	93	50
1	11	760		110

Table 11. Low-pass filters cutoff frequency

AN4505 Digital filters

## 4.3 High-pass filter

The bandwidth of the high-pass filter depends on the selected ODR and on the settings of HPCFx bits of CTRL\_REG2. The high-pass filter cutoff frequencies ( $f_t$ ) are shown in *Table 13*.

Table 12. CTRL\_REG2 register

0 <sup>(1)</sup>	0 <sup>(1)</sup>	HPM1	HPM0	HPCF3	HPCF2	HPCF1	HPCF0

<sup>1.</sup> Value loaded at boot. This value must not be changed

Table 13. High-pass filter cutoff frequency [Hz]

LIDOEIO.01		ODR	[Hz]	
HPCF[3:0]	95	190	380	760
0000	8	15	30	56
0001	4	8	15	30
0010	2	4	8	15
0011	1	2	4	8
0100	0.5	1	2	4
0101	0.2	0.5	1	2
0110	0.1	0.2	0.5	1
0111	0.05	0.1	0.2	0.5
1000	0.02	0.05	0.1	0.2
1001	0.01	0.02	0.05	0.1

Referring to *Table 14*, three operating modes are possible for the high-pass filter.

Table 14. High-pass filter mode configuration

HPM1	НРМ0	High-pass filter mode
0	0	Normal mode (reset by reading the REFERENCE register)
0	1	Reference signal for filtering
1	0	Normal mode (reset by reading the REFERENCE register)
1	1	Autoreset on interrupt event

Digital filters AN4505

#### 4.3.1 Normal mode

In this configuration the high-pass filter can be reset by reading the REFERENCE register, instantly deleting the DC component of the angular rate.




Figure 6. High-pass filter reset by reading the REFERENCE register

#### 4.3.2 Reference mode

In this configuration the output data is calculated as the difference between the input angular rate and the content of the REFERENCE register. This register is in two's complement representation and the value of 1 LSB of these 8-bit registers depends on the selected full scale (*Table 15*).

Full scale	Reference mode LSB value (mdps)
250	~2
500	~4
2000	~16

Table 15. Reference mode LSB value

AN4505 Digital filters

Input Acceleration
Filtered Data

REFERENCE

REFERENCE


AM02075v1

Figure 7. Reference mode

#### 4.3.3 Autoreset

In this configuration the filter is automatically reset when the configured interrupt event occurs. REFERENCE is, however, used to set the filter instantaneously.

Note: The XYZ dataset used to reset the filter is the one after the interrupt.



7/

Interrupt generation AN4505

## 5 Interrupt generation

The L3GD20 interrupt signal can be configured in a very flexible way allowing to recognize independent rotations of the X-,Y- and Z-axis. The interrupt signal can be driven to the INT1 pin. The INT2 pin is dedicated to DRDY and FIFO interrupts.

## 5.1 Interrupt pin configuration

The device is provided with two pins which can be activated to generate either the dataready or the interrupt signals. The functionality of the pins is selected through CTRL\_REG3(22h). Refer to *Table 17* and to the block diagram given in *Figure 9*.


Table 16. CTRL\_REG3 register

I1_Int1 I1_Boot H_Lac	ve PP_OD I2_DR	DY   I2_WTM   I2_ORur	ı I2_Empty
-----------------------	----------------	-----------------------	------------

#### Table 17. CTRL\_REG3 description

I1_Int1	Interrupt enable on the INT1 pin. Default value 0. (0: Disable; 1: Enable)
I1_Boot	Boot status available on INT1. Default value 0. (0: Disable; 1: Enable)
H_Lactive	Interrupt active configuration on INT1. Default value 0. (0: High; 1:Low)
PP_OD	Push-Pull / Open drain. Default value: 0. (0: Push-Pull; 1: Open drain)
I2_DRDY	Date Ready on DRDY/INT2. Default value 0. (0: Disable; 1: Enable)
I2_WTM	FIFO Watermark interrupt on DRDY/INT2. Default value: 0. (0: Disable; 1: Enable)
I2_ORun	FIFO Overrun interrupt on DRDY/INT2 Default value: 0. (0: Disable; 1: Enable)
I2_Empty	FIFO Empty interrupt on DRDY/INT2. Default value: 0. (0: Disable; 1: Enable)

Figure 9. Interrupt signals and interrupt pins



57/

AN4505 Interrupt generation

## 5.2 Interrupt configuration

The L3GD20 offers several possibilities to personalize the interrupt signal. The registers involved in the interrupt generation behavior are INT1\_CFG, INT1\_THS and INT1\_DURATION.

#### Table 18. INT1\_CFG register

IAND/OR I LIR I ZHE I ZLE I THE I T	YLIE XHIE XLIE
-------------------------------------	----------------

#### Table 19. INT1\_CFG description

	<u> </u>
AND/OR	AND/OR combination of Interrupt events. Default value: 0 (0: OR combination of interrupt events 1: AND combination of interrupt events
LIR	Latch Interrupt Request. Default value: 0 (0: interrupt request not latched; 1: interrupt request latched) Cleared by reading INT1_SRC reg.
ZHIE	Enable interrupt generation on Z high event. Default value: 0 (0: disable interrupt request; 1: enable interrupt request on measured rate value higher than preset threshold)
ZLIE	Enable interrupt generation on Z low event. Default value: 0 (0: disable interrupt request; 1: enable interrupt request on measured rate value lower than preset threshold)
YHIE	Enable interrupt generation on Y high event. Default value: 0 (0: disable interrupt request; 1: enable interrupt request on measured rate value higher than preset threshold)
YLIE	Enable interrupt generation on Y low event. Default value: 0 (0: disable interrupt request; 1: enable interrupt request on measured rate value lower than preset threshold)
XHIE	Enable interrupt generation on X high event. Default value: 0 (0: disable interrupt request; 1: enable interrupt request on measured rate value higher than preset threshold)
XLIE	Enable interrupt generation on X low event. Default value: 0 (0: disable interrupt request; 1: enable interrupt request on measured rate value lower than preset threshold)

#### Table 20. Interrupt mode configuration

AND/OR	Interrupt mode
0	OR combination of interrupt events
1	AND combination of interrupt events

Whenever an interrupt condition is verified the interrupt signal is generated and by reading the INT1\_SRC register it is possible to understand which condition happened.

Reading INT1\_SRC also clears the INT1\_SRC IA bit (and eventually the interrupt signal on the INT1 pin) and allows the refresh of data in the INT1\_SRC register if the latched option was chosen.

Interrupt generation AN4505

#### 5.3 Threshold

Threshold registers INT1\_THS\_xH and INT\_THS\_xL (respectively MSB and LSB) define the reference angular rates used by the interrupt generation circuitry.

Table 21. INT1\_THS\_xH register

-	THSx14	THSx13	THSx12	THSx11	THSx10	THSx9	THSx8
---	--------	--------	--------	--------	--------	-------	-------

#### Table 22. INT1\_THS\_xL register

THSx7	THSx6	THSx5	THSx4	THSx3	THSx2	THSx1	THSx0
				l			

The value of 1 LSB of the threshold depends on the selected full scale (Table 23).

Table 23. Threshold LSB value

Full scale [dps]	Threshold LSB value (mdps)
250	~7.6
500	~15.2
2000	~61

#### 5.4 Duration

The content of the Dx bits of the duration register sets the minimum duration of the interrupt event to be recognized.

#### Table 24. INT1\_DURATION register

WAIT	D6	D5	D4	D3	D2	D1	D0
------	----	----	----	----	----	----	----

#### Table 25. INT1\_DURATION description

WAIT	WAIT enable. Default value: 0 (0: disable; 1: enable)
D6 - D0	Duration value. Default value: 000 0000

The duration steps and maximum values depend on the ODR chosen.

The duration time is measured in N/ODR, where N is the content of the duration register and the ODR is 100, 200, 400, 800.

Table 26. Duration LSB value in normal mode

ODR (Hz)	Duration LSB value (ms)
95	10.5
190	5.26
380	2.63
760	1.32

AN4505 Interrupt generation

The WAIT bit of the INT1\_DURATION register has the following meaning:

Wait = '0': the interrupt falls immediately if the signal crosses the selected threshold (*Figure 10*)

Wait = '1': if the signal crosses the selected threshold, the interrupt falls only after the duration has counted the number of samples at the selected data rate, written into the duration counter register (*Figure 11*).





Figure 10. Wait disabled





Interrupt generation AN4505

#### 5.5 Selective axis movement and wake-up interrupts

The L3GD20 interrupts signal can behave as selective axis movement detection and wakeup. Whenever an interrupt condition is verified, the interrupt signal is generated and by reading the INT1 SRC register it is possible to understand which condition happened.

The selective axis movement detection signal (SA) and wake-up signal (WU) interrupt generation block is represented in *Figure 12*.

The SA or WU interrupt generation is selected through the AND/OR bit in the INT1\_CFG register. If the AND/OR bit is '0', signals coming from comparators for the axis enabled through the INT1\_CFG register are put in logical OR. In this case, interrupt is generated when at least one of the enabled axes exceeds the threshold written in the module in the INT1\_THS\_xH and INT1\_THS\_xL registers. Otherwise, if the AND/OR bit is '1', signals coming from comparators enter a "NAND" port. In this case an interrupt signal is generated only if all the enabled axes are passing the threshold.

The LIR bit of INT1\_CFG allows deciding if the interrupt request must be latched or not. If the LIR bit is '0' (default value), the interrupt signal goes high when the interrupt condition is satisfied and returns to low immediately if the interrupt condition is no longer verified. Otherwise, if the LIR bit is '1', whenever an interrupt condition is applied the interrupt signal remains high even if the condition returns to a non-interrupt status until a read of the INT1\_SRC register is performed.

The ZHIE, ZLIE, YHIE, XHIE, and XLIE bits of the INT1\_CFG register allow deciding on which axis the interrupt decision must be performed and on which direction the threshold must be passed to generate the interrupt request.





Figure 12. No-move, wake-up interrupt generator

AN4505 Interrupt generation

The threshold module which is used by the system to detect any no-move or wake-up event is defined by the INT1\_THS register. The threshold value is expressed over 7 bits as an unsigned number and is symmetrical around the zero-g level. XH (YH, ZH) is true when the unsigned angular rate value of the X (Y, Z) channel is higher than INT1\_THS. Similarly, XL (YL, ZL) low is true when the unsigned angular rate value of the X (Y, Z) channel is lower than INT1\_THS. Refer to *Figure 13* for more details.

Figure 13. NM\_WU\_CFG high and low



#### 5.5.1 Wake-up

Wake-up interrupt refers to a specific configuration of the INT1\_CFG register that allows interrupt generation when the angular rate on the configured axis exceeds a defined threshold (*Figure 14*).




Figure 14. Wake-up interrupt

Interrupt generation AN4505

#### 5.5.2 HP filter bypassed

This paragraph provides a basic algorithm which shows the practical use of the wake-up feature. In particular, with the code below, the device is configured to recognize when the absolute angular rate along either the X-, Y-, or Z-axis exceeds a preset threshold (100 dps used in the example). The event which triggers the interrupt is latched inside the device and its occurrence is signaled through the use of the INT1 pin.

```
// Turn-on the sensor and enable X, Y, and Z
1
    Write 0Fh into CTRL REG1
                                             // ODR = 100 Hz
2
                                             // High-pass filter disabled
    Write 00h into CTRL_REG2
3
    Write 80h into CTRL REG3
                                             // Interrupt driven to INT1 pad
    Write 00h into CTRL REG4
                                             // FS = 250 dps
4
    Write 2Ch into INT1_THS_XH
                                             // Threshold = 100 dps
5
    Write A4h into INT1 THS XL
                                             // Threshold = 100 dps
6
    Write 00h into INT1 DURATION
7
                                             // Duration = 0
8
    Write 02h into INT1 CFG
                                             // Enable XH interrupt generation
                                             // Poll INT1 pin waiting for the
9
    Poll INT1 pad; if INT1=0 then go to 8
                                             // wake-up event
                                             // Return the event that has triggered the
    Read INT1 SRC
                                             // interrupt
    (Wake-up event has occurred; insert
                                             // Event handling
    your code here)
12 Go to 8
```

#### 5.5.3 Using the HP filter

The code provided below gives a basic routine which shows the practical use of the wake-up feature performed on high-pass filtered data. In particular the device is configured to recognize when the high-frequency component of the angular rate applied along either the X-, Y-, or Z-axis exceeds a preset threshold (100 dps used in the example). The event which triggers the interrupt is latched inside the device and its occurrence is signaled through the use of the INT1 pin.

```
// Turn-on the sensor and enable X, Y, and Z
1
    Write 0Fh into CTRL REG1
                                            // ODR = 100 Hz
2
    Write 00h into CTRL REG2
                                            // High-pass filter in normal mode
3
    Write 80h into CTRL_REG3
                                            // Interrupt driven to INT1 pad
    Write 00h into CTRL REG4
                                            // FS = 250 dps
                                            // Data in DataReg and FIFO are high-pass filtered
                                            // High-pass filtered data are used for interrupt
5
    Write 05h into CTRL REG5
                                            // generation
6
    Write 2Ch into INT1_THS_XH
                                            // Threshold = 100 dps
7
    Write A4h into INT1 THS XL
                                            // Threshold = 100 dps
```

26/43 DocID026441 Rev 1

AN4505 Interrupt generation

```
8
    Write 2Ch into INT1_THS_YH
                                             // Threshold = 100 dps
9
    Write A4h into INT1 THS YL
                                             // Threshold = 100 dps
10 Write 2Ch into INT1 THS ZH
                                             // Threshold = 100 dps
    Write A4h into INT1 THS ZL
                                             // Threshold = 100 dps
    Write 00h into INT1 DURATION
                                             // Duration = 0
                                             // Dummy read to force the HP filter to
    Read REFERENCE
                                             // current angular rate value
13
                                             // (i.e. set reference angular rate)
                                             // Enable XH, YH and ZH interrupt generation
    Write 6Ah into INT1_CFG
                                             // Interrupt latched
                                             // Poll INT1 pin waiting for the
15 Poll INT1 pad; if INT1=0 then go to 8
                                             // wake-up event
                                             // Return the event that has triggered the
   Read INT1 SRC
16
                                             // interrupt
    (Wake-up event has occurred; insert
                                             // Event handling
    your code here)
18 Go to 15
```

At step 13, a dummy read of the REFERENCE register is performed to set the current/reference angular rate/tilt state against which the device performed the threshold comparison.

This read may be performed any time it is required to set current rate as a reference state without waiting for the filter to settle.

#### 5.6 Selective axis movement detection

Selective axis movement detection refers to a specific configuration of the INT1\_CFG and INT1\_THS registers that allows recognizing when the device is rotating only around the selected axis.

Referring to *Figure 15*, a "no rotation zone" is defined around the zero-dps level where the angular rates are small enough to be considered as zero. It is possible to create a configuration of INT1\_CFG register so that an interrupt is generated only if, i.e., angular rates for rotation around the X and Y axes are around zero while it is different from zero for the Z-axis. This means the device is doing a pure yaw rotation.

Interrupt generation AN4505




Figure 15. No-move interrupt

This paragraph provides the basics for the use of the selective axis movement detection feature. The example code which implements the SW routine for the selective axis movement recognition is given below.

```
// Turn-on the sensor and enable X, Y, and Z
1
    Write 0Fh into CTRL_REG1
                                             // ODR = 100 Hz
3
    Write 80h into CTRL REG3
                                             // Interrupt driven to INT1 pad
4
    Write 00h into CTRL REG4
                                             // FS = 250 dps
    Write 2Ch into INT1_THS_XH
                                             // Threshold = 60 dps
6
    Write A4h into INT1_THS_XL
                                             // Threshold = 60 dps
7
8
    Write 2Ch into INT1_THS_YH
                                             // Threshold = 60 dps
    Write A4h into INT1_THS_YL
9
                                             // Threshold = 60 dps
10
   Write 2Ch into INT1_THS_ZH
                                             // Threshold = 60 dps
11
    Write A4h into INT1_THS_ZL
                                             // Threshold = 60 dps
    Write 01h into INT1 DURATION
                                             // Duration = 10 ms
                                             // Enable XL, YL and ZH interrupt generation in AND
    Write 65h into INT1 CFG
                                             // configuration. Interrupt latched
                                             // Poll INT1 pin waiting for the
    Poll INT1 pad; if INT1=0 then go to 8
                                             // wake-up event
                                             // Return the event that has triggered the
15
    Read INT1_SRC
                                             // interrupt
    (Wake-up event has occurred; insert
                                             // Event handling
    your code here)
17 Go to 15
```

The code sample exploits a threshold set at 60 dps selective axis movement detection and the event is notified by the hardware signal INT1. At step 12, the INT1\_DURATION register is configured like this to ignore events that are shorter than 1/DR = 1/100 ~= 10 msec in order to avoid false detections. Once the selective axis movement detection has occurred, a read of the INT1\_SRC register clears the request and the device is ready to recognize other events.

28/43 DocID026441 Rev 1

## 6 First-in first-out (FIFO) buffer

In order to decrease the host processor interaction and facilitate post-processing data for event recognition, the L3GD20 embeds a first-in first-out buffer (FIFO) for each of the three output channels, X, Y, and Z.

FIFO use allows consistent power saving for the system, it can wake-up only when needed and burst the significant data out from the FIFO.

The FIFO buffer can work according to five different modes that guarantee a high-level of flexibility during application development: Bypass mode, FIFO mode, Stream mode, Stream-to-FIFO mode and Bypass-to-Stream mode.

The programmable watermark level and FIFO overrun events can be enabled to generate dedicated interrupts on the DRDY/INT2 pin.

## 6.1 FIFO description

The FIFO buffer is able to store up to 32 angular rate samples of 16 bits for each channel; data are stored in the 16-bit two's complement left-justified representation.

The data samples set consists of 6 bytes (XI, Xh, YI, Yh, ZI, and Zh) and they are released to the FIFO at the selected output data rate (ODR).

The new sample set is placed in the first empty FIFO slot until the buffer is full, therefore, the oldest value is overwritten.

Table 27. FIFO buffer full representation (32 <sup>nd</sup> sample set stored)											
Output	0x28h	0x29h	0x2Ah	0x2Bh	0x2Ch	0x2Dh					
registers	XI(0)	Xh(0)	YI(0)	Yh(0)	ZI(0)	Zh(0)					
FIFO index		FIFO sample set									
FIFO(0)	XI(0)	Xh(0)	YI(0)	Yh(0)	ZI(0)	Zh(0)					
FIFO(1)	XI(1)	Xh(1)	YI(1)	Yh(1)	ZI(1)	Zh(1)					
FIFO(2)	XI(2)	Xh(2)	YI(2)	Yh(2)	ZI(2)	Zh(2)					
FIFO(3)	XI(3)	Xh(3)	YI(3)	Yh(3)	ZI(3)	Zh(3)					
FIFO(30)	XI(30)	Xh(30)	YI(30)	Yh(30)	ZI(30)	Zh(30)					

YI(31)

Yh(31)

ZI(31)

Table 27, FIFO buffer full representation (32<sup>nd</sup> sample set stored)

FIFO(31)

XI(31)

Xh(31)

Zh(31)

0x28h 0x29h 0x2Ah 0x2Bh 0x2Ch 0x2Dh Output registers XI(1) Xh(1) YI(1) Yh(1) ZI(1) Zh(1) FIFO index Sample set FIFO(0) XI(1) Xh(1) YI(1) Yh(1) ZI(1) Zh(1) FIFO(1) XI(2) Xh(2) YI(2) Yh(2) ZI(2)Zh(2) FIFO(2) XI(3) Xh(3) YI(3) Yh(3) ZI(3) Zh(3) FIFO(3) XI(4) Xh(4) YI(4) Yh(4) ZI(4) Zh(4) ... ... ... ... ... ... ••• FIFO(30) XI(31) Xh(31) YI(31) Yh(31) ZI(31) Zh(31) FIFO(31) XI(32) Xh(32) YI(32) Yh(32) ZI(32) Zh(32)

Table 28. FIFO overrun representation (33<sup>rd</sup> sample set stored and 1<sup>st</sup> sample discarded)

*Table 27* represents the FIFO full status when 32 samples are stored in the buffer while *Table 28* represents the next step when the 33<sup>rd</sup> sample is inserted into FIFO and the 1<sup>st</sup> sample is overwritten. The new oldest sample set is made available in the output registers.

When FIFO is enabled and the mode is different from Bypass, the L3GD20 output registers (28h to 2Dh) always contain the oldest FIFO sample set.

## 6.2 FIFO registers

The FIFO buffer is managed by three different accelerometer registers, two of these allow enabling and configuring FIFO behavior, the third provides information about the buffer status.

#### 6.2.1 Control register 5 (0x24)

The FIFO\_EN bit in CTRL\_REG5 must be set to 1 in order to enable the internal first-in first-out buffer; when this bit is set, the gyroscope output registers (28h to 2Dh) don't contain the current angular rate value but they always contain the oldest value stored in FIFO.

Table 29. FIFO enable bit in CTRL REG5

b7	b6	b5	b4	b3	b2	b1	b0
Х	FIFO_EN	Х	Х	Х	Х	Х	Х








Figure 16. FIFO\_EN connections block diagram

#### 6.2.2 FIFO control register (0x2E)

This register is dedicated to FIFO mode selection and watermark configuration.

Table 30. FIFO\_CTRL\_REG

b7	b6	b5	b4	b3	b2	b1	b0
FM2	FM1	FM0	WTM4	WTM3	WTM2	WTM1	WTM0

FM[2:0] bits are dedicated to defining the FIFO buffer behavior:

- 1. FM[2:0] = (0,0,0): Bypass mode
- 2. FM[2:0] = (0,0,1): FIFO mode
- 3. FM[2:0] = (0,1,0): Stream mode
- 4. FM[2:0] = (0,1,1): Stream-to-FIFO mode
- 5. FM[2:0] = (1,0,0): Bypass-to-Stream mode

The trigger used to activate Stream-to-FIFO and Bypass-to-Stream modes is related to the IA bit value of the selected INT1\_SRC register and does not depend on the interrupt pin value and polarity. The trigger is generated also if the selected interrupt is not driven to an interrupt pin.

The WTM[4:0] bits are intended to define the watermark level; when FIFO content exceeds this value, the WTM bit is set to "1" in the FIFO source register.

#### 6.2.3 FIFO source register (0x2F)

This register is updated at every ODR and provides information about the FIFO buffer status.

Table 31. FIFO\_SRC\_REG

b7	b6	b5	b4	b3	b2	b1	b0
WTM	OVRN	EMPTY	FSS4	FSS3	FSS2	FSS1	FSS0

- WTM bit is set high when FIFO content exceeds watermark level.
- OVRN bit is set high when FIFO buffer is full, this means that the FIFO buffer contains 32 unread samples. At the following ODR a new sample set replaces the oldest FIFO value. The OVRN bit is reset when the first sample set has been read.
- EMPTY flag is set high when all FIFO samples have been read and FIFO is empty.
- FSS[4:0] field always contains the current number of unread samples stored in the FIFO buffer. When FIFO is enabled, this value increases at ODR frequency until the buffer is full, whereas, it decreases every time that one sample set is retrieved from FIFO.

Register content is updated synchronous to the FIFO write and read operation.

Table 32. FIFO\_SRC\_REG behavior assuming WTM[4:0] = 15 (hex)

WTM	OVRN	EMPTY	FSS[4:0]	Unread FIFO samples	Timing
0	0	1	00000	0	t0
0	0	0	00001	1	t0 + 1/ODR
0	0	0	00010	2	t0 + 2/ODR
0	0	0	01111	15	t0 + 15/ODR
1	0	0	10000	16	t0 + 16/ODR
1	0	0	11110	30	t0 + 30/ODR
1	0	0	11111	31	t0 + 31/ODR
1	1	0	11111	32	t0 + 32/ODR

The watermark flag, the FIFO overrun and FIFO empty events can be enabled to generate a dedicated interrupt on the DRDY/INT2 pin by configuring CTRL\_REG3.

Table 33. CTRL REG3 (0x22)

b7	b6	b5	b4	b3	b2	b1	b0
Х	Х	Х	Х	Х	I2_WTM	I2_ORun	I2_Empty

- I2\_WTM bit drives the watermark flag (WTM) on the DRDY/INT2 pin.
- I2\_OVRN bit drives the overrun event (OVRN) on the DRDY/INT2Y pin.
- I2\_Empty bit drives the empty event (EMPTY) on the DRDY/INT2 pin

If one ore more bits are set to "1", the DRDY/INT2 pin status is the logical OR combination of the three signals.

32/43 DocID026441 Rev 1



#### 6.3 FIFO modes

The L3GD20 FIFO buffer can be configured to operate in five different modes selectable by the FM[2:0] field in FIFO\_CTRL\_REG. Available configurations ensure a high level of flexibility and extend the number of functions usable in application development.

Bypass, FIFO, Stream, Stream-to-FIFO and Bypass-to-Stream modes are described in the following paragraphs.

#### 6.3.1 Bypass mode

When Bypass mode is enabled, FIFO is not operational: buffer content is cleared, output registers (0x28 to 0x2D) are frozen at the last value loaded, and the FIFO buffer remains empty until another mode is selected.

Follow these steps for Bypass mode configuration:

- 1. Turn on FIFO by setting the FIFO\_EN bit to "1" in control register 5 (0x24). After this operation the FIFO buffer is enabled but isn't collecting data, output registers are frozen to the last samples set loaded.
- Activate Bypass mode by setting the FM[2:0] field to "000" in the FIFO control register (0x2E). If this mode is enabled, the FIFO source register (0x2F) is forced equal to 0x20.

Bypass mode must be used in order to stop and reset the FIFO buffer when a different mode is operating. Note that placing the FIFO buffer into bypass mode clears the whole buffer content.

#### 6.3.2 FIFO mode

In FIFO mode, the buffer continues filling until full (32 sample set stored) then it stops collecting data and the FIFO content remains unchanged until a different mode is selected.

Follow these steps for FIFO mode configuration:

- 1. Turn on FIFO by setting the FIFO\_EN bit to "1" in control register 5 (0x24). After this operation the FIFO buffer is enabled but isn't collecting data, output registers are frozen to the last samples set loaded.
- Activate FIFO mode by setting the FM[2:0] field to "001" in the FIFO control register (0x2E).

By selecting this mode, FIFO starts data collection and source register (0x2F) changes according to the number of samples stored. At the end of the procedure, the source register is set to 0xDF and the OVRN flag generates an interrupt if the I2\_OVRN bit is selected in control register 5. Data can be retrieved when OVRN is set to '1', performing a 32 sample set reading from the output registers, data can be retrieved also on the WTM flag instead of OVRN if the application requires a lower number of samples. Communication speed is not so important in FIFO mode because data collection is stopped and there is no risk of overwriting acquired data. Before restarting FIFO mode, at the end of the reading procedure it is necessary to exit Bypass mode.



A FIFO mode application hint is given below:

- Set FIFO EN = 1: Enable FIFO
- 2. Set FM[2:0] = (0,0,1): Enable FIFO mode
- 3. Wait for the OVRN or WTM interrupt
- 4. Read data from the gyroscope output registers
- 5. Set FM[2:0] = (0,0,0): Enable Bypass mode
- Repeat from step 2




Figure 17. FIFO mode behavior

If FIFO mode is enabled, the buffer starts to collect data and fills all the 32 slots (from F0 to F31) at the selected output data rate. When the buffer is full, the OVRN bit goes high and data collection is permanently stopped; the user can decide to read FIFO content at any time because it is maintained unchanged until Bypass mode is selected. The read procedure is composed of a 32 sample set of 6 bytes for a total of 192 bytes and retrieves data starting from the oldest sample stored in FIFO (F0). The OVRN bit is reset when the first sample set has been read. The Bypass mode setting resets FIFO and allows the user to enable FIFO mode again.

#### 6.3.3 Stream mode

In Stream mode FIFO continues filling, when the buffer is full, the FIFO index restarts from the beginning and older data is replaced by the current. The oldest values continue to be overwritten until a read operation frees FIFO slots. The host processor reading speed is most important in order to free slots faster than new data is made available. FM[2:0] bypass configuration is used to stop this mode.

Follow these steps for FIFO mode configuration:

- 1. Turn on FIFO by setting the FIFO\_EN bit to "1" in control register 5 (0x24). After this operation the FIFO buffer is enabled but isn't collecting data, output registers are frozen to the last samples set loaded.
- 2. Activate Stream mode by setting the FM[2:0] field to "011" in the FIFO control register (0x2E).



34/43 DocID026441 Rev 1

As described, for FIFO mode, data can be retrieved when OVRN is set to "1" and by performing a 32 sample set read from the output registers, data can be retrieved also on the WTM flag if the application requires a smaller number of samples.




Figure 18. Stream mode fast reading behavior

In Stream mode, the FIFO buffer is continuously filling (from F0 to F31) at the selected output data rate. When the buffer is full the OVRN flag goes high and the recommended solution is to read all FIFO samples (192 bytes) faster than 1\*ODR, in order to free FIFO slots for the new angular rate samples. This allows avoiding loss of data and decreasing host processor interaction which increases system efficiency. If the read procedure is not fast enough, three different cases can be observed:

- 1. FIFO sample set (6 bytes) is read faster than 1\*ODR: data are correctly retrieved because a free slot is made available before new data is generated.
- 2. FIFO sample set (6 bytes) is read synchronous to 1\*ODR: data are correctly retrieved because a free slot is made available before new data is generated but FIFO benefits are not exploited. This case is equivalent to reading data on the data-ready interrupt and does not reduce the host processor interaction compared to the standard accelerometer reading.
- 3. FIFO sample set (6 bytes) is read slower than 1\*ODR: in this case some data is lost because data recovery is not fast enough to free slots for new angular rate data *Figure 19*. The number of correctly recovered samples is related to the difference between the current ODR and the FIFO sample set reading rate.






Figure 19. Stream mode slow reading behavior

In *Figure 19*, due to slow reading, data from "jj" are not retrieved because they are replaced by the new gyroscope samples generated by the system.




Figure 20. Stream mode slow reading zoom

After Stream mode is enabled, FIFO slots are filled at the end of each ODR time frame. The read procedure must start as soon as the OVRN flag is set to "1", data are retrieved from FIFO at the beginning of the read operation. When a read command is sent to the device, the content of the output registers is moved to the SPI/I<sup>2</sup>C register and the current oldest FIFO value is shifted into the output registers in order to allow the next read operation. In the case of a read slower than 1\*ODR, some data can be retrieved from FIFO after that new sample is inserted into the addressed location. In *Figure 20* the fourth read command starts after the refresh of the F3 index and this generates a disconnect in the data read. The OVRN flag advises the user that this event has taken place. In this example, three correct samples have been read, the number of correctly recovered samples is dependent on the difference between the current ODR and the FIFO sample set read timeframe.



#### 6.3.4 Stream-to-FIFO mode

This mode is a combination of the Stream and FIFO modes previously described. In Stream-to-FIFO mode, the FIFO buffer starts operating in Stream mode and switches to FIFO mode when the selected interrupt occurs.

Follow these steps for Stream-to-FIFO mode configuration:

- 1. Configure desired interrupt generator using register INT1 CFG (0x30).
- 2. Turn on FIFO by setting the FIFO\_EN bit to "1" in control register 5 (0x24). After this operation the FIFO buffer is enabled but isn't collecting data, output registers are frozen to the last samples set loaded.
- 3. Activate Stream-to-FIFO mode by setting the FM[2:0] field to "011" in the FIFO control register (0x2E).

The interrupt trigger is related to the IA bit in the INT1\_SRC register and it is generated even if the interrupt signal is not driven to an interrupt pad. A mode switch is performed if both the IA and OVRN bits are set high. Stream-to-FIFO mode is sensitive to the trigger level and not to the trigger edge which means that if Stream-to-FIFO is in FIFO mode and the interrupt condition disappears, the FIFO buffer returns to Stream mode because the IA bit becomes zero. It is recommended to latch the interrupt signal used as the FIFO trigger in order to avoid losing interrupt events. If the selected interrupt is latched, the register INT1\_SRC must be read to clear the IA bit; after the read, the IA bit takes 2\*ODR to go low.

In Stream mode the FIFO buffer continues filling, when the buffer is full, the OVRN bit is set high and the next samples overwrite the oldest. When the trigger occurs, two different cases can be observed:

- 1. If the FIFO buffer is already full (OVRN = "1"), it stops collecting data at the first sample after trigger. FIFO content is composed of #30 samples collected before the trigger event, the sample that has generated the interrupt event and one sample after the trigger.
- 2. If FIFO isn't yet full (initial transient), it continues filling until it is full (OVRN = "1") and then, if the trigger is still present, it stops collecting data.




Figure 21. Stream-to-FIFO mode: interrupt not latched




Figure 22. Stream-to-FIFO mode: interrupt latched

Stream-to-FIFO can be used in order to analyze the history of the samples that generated an interrupt; the standard operation is to read FIFO content when the FIFO mode is triggered and the FIFO buffer is full and stopped.

#### 6.3.5 Bypass-to-Stream mode

This mode is a combination of the Bypass and Stream modes described above. In Bypass-to-Stream mode, the FIFO buffer starts operating in Bypass mode and switches to Stream mode when the selected interrupt occurs.

Follow these steps for Bypass-to-Stream mode configuration:

- Configure desired interrupt generator using register INT1 CFG (0x30).
- 2. Turn on FIFO by setting the FIFO\_EN bit to "1" in control register 5 (0x24). After this operation the FIFO buffer is enabled but isn't collecting data, output registers are frozen to the last samples set loaded.
- 3. Activate Bypass-to-Stream mode by setting the FM[2:0] field to "100" in the FIFO control register (0x2E).

The interrupt trigger is related to the IA bit in the INT1\_SRC register and it is generated even if the interrupt signal is not driven to an interrupt pad. Bypass-to-Stream mode is sensitive to the trigger level and not to the trigger edge which means that if Bypass-to-Stream is in Stream mode and the interrupt condition disappears, the FIFO buffer returns to Bypass mode because the IA bit becomes zero.

It is recommended to latch the interrupt signal used as the stream trigger in order to avoid losing interrupt events. If the selected interrupt is latched, register INT1\_SRC must be read to clear the IA bit; after the read, the IA bit takes 2\*ODR to go low.

In Stream mode the FIFO buffer continues filling. When the buffer is full, the OVRN bit is set high and the next samples overwrite the oldest.

**577** 




Figure 23. Bypass-to-Stream mode

Bypass-to-Stream can be used in order to start the acquisition when the configured interrupt is generated.

#### 6.4 Watermark

The watermark is a configurable flag that can be used to generate a specific interrupt in order to know when the FIFO buffer contains at least the number of samples defined as the watermark level. The user can select the desired level in a range from 0 to 31 using the WTM[4:0] field in the FIFO control register while the FIFO source register FSS[4:0] always contains the number of samples stored in FIFO. If FSS[4:0] is greater than WTM[4:0], the WTM bit is set high in the FIFO source register, on the contrary, WTM is driven low when the FSS[4:0] field becomes lower than WTM[4:0]. FSS[4:0] increases by one step at the ODR frequency and decreases by one step every time that a sample set reading is performed by the user.




Figure 24. Watermark behavior - WTM[4:0] = 10 (hex)

In *Figure 24*, the first row indicates the WTM[4:0] value, the second row indicates the relative FIFO slot and last row shows the incremental FIFO data. Assuming WTM[4:0] = 10 (hex), the WTM flag changes from "0" to "1" when the eleventh FIFO slot is filled (F10). *Figure 25* shows that the WTM flag goes low when the FIFO content is less than WTM[4:0], which means that nine unread sample sets remain in FIFO.

The watermark flag (WTM) can be enabled to generate a dedicated interrupt on the DRDY/INT2 pin by setting the I2\_WTM bit high in CTRL\_REG3.



#### 6.5 Retrieving data from FIFO

When FIFO is enabled and the mode is different than Bypass, reading output registers (28h to 2Dh) return the oldest FIFO sample set.

Whenever the output registers are read, their content is moved to the SPI/I<sup>2</sup>C output buffer. FIFO slots are ideally shifted up one level in order to release room for a new sample reception and the output registers load the current oldest value stored in the FIFO buffer.

The whole FIFO content is retrieved by performing thirty two read operations from the gyroscope output registers, every other read operation returns the same last value until a new sample set is available in the FIFO buffer.

Data can be retrieved from FIFO using every read byte combination in order to increase the application flexibility (ex: 196 single byte reads, 32 reads of 6 bytes, 1 multiple read of 196 bytes, etc.).

It is recommended to read all FIFO slots in a multiple byte read of 196 bytes (6 output registers by 32 slots) faster than 1\*ODR. In order to minimize communication between master and slave the read address is automatically updated by the device; it rolls back to 0x28 when register 0x2D is reached.

In order to avoid losing data, the right ODR must be selected according to the serial communication rate available. In the case of standard I $^2$ C mode being used (max rate 100 kHz), a single sample set reading takes 830 µs while total FIFO download is about 17.57 ms. I $^2$ C speed is lower than SPI and it needs about 29 clock pulses to start communication (start, slave address, device address+write, restart, device address+read) plus an additional 9 clock pulses for every byte to read. If this recommendation were followed, the complete FIFO read would be performed faster than 1\*ODR which means that using a standard I $^2$ C, the selectable ODR must be lower than 57 Hz. If a fast I $^2$ C mode is used (max rate 400 kHz), the selectable ODR must be lower than 228 Hz.




Figure 25. FIFO reading diagram - WTM[4:0] = 10 (hex)

In *Figure 25* "Rx" indicates a 6-byte read operation and "F0\*" represents a single ODR slot stretched for the diagram.

40/43 DocID026441 Rev 1

AN4505 Temperature sensor

## 7 Temperature sensor

The L3GD20 is provided with an internal temperature sensor that is suitable for delta temperature measurement: only sensitivity is calibrated while **offset is not calibrated**. Temperature data are generated with a frequency of 1 Hz and are stored inside the OUT\_TEMP register in two's complement format with a sensitivity of -1 LSB/°C.

## 7.1 Example of delta temperature data calculation

In *Table 34* we show an example of the content of OUT\_TEMP. We select the content of the OUT\_TEMP register in two different moments, t1 and t2 and we calculate the temperature delta between moment t1 and moment t2.

OUT\_TEMP Time binary hex 00000100 4 00000011 3 2 00000010 t1 1 0000001 0000000 0 -1 00001111 -2 00001110 00001101 -3 t2 00001100 -4

Table 34. OUT\_TEMP register content

We can calculate temperature shift as:

DeltaT = OUT TEMP@t2 - OUT TEMP@t1 = -5 LSB.

Using the sensitivity information we get:

DeltaT = -5 LSB \* -1°C/LSB = +5 °C.

Revision history AN4505

## 8 Revision history

Table 35. Document revision history

Date	Revision	Changes
18-Jun-2014	1	Initial release.

#### Please Read Carefully:

Information in this document is provided solely in connection with ST products. STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, modifications or improvements, to this document, and the products and services described herein at any time, without notice.

All ST products are sold pursuant to ST's terms and conditions of sale.

Purchasers are solely responsible for the choice, selection and use of the ST products and services described herein, and ST assumes no liability whatsoever relating to the choice, selection or use of the ST products and services described herein.

No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted under this document. If any part of this document refers to any third party products or services it shall not be deemed a license grant by ST for the use of such third party products or services, or any intellectual property contained therein or considered as a warranty covering the use in any manner whatsoever of such third party products or services or any intellectual property contained therein.

UNLESS OTHERWISE SET FORTH IN ST'S TERMS AND CONDITIONS OF SALE ST DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY WITH RESPECT TO THE USE AND/OR SALE OF ST PRODUCTS INCLUDING WITHOUT LIMITATION IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE (AND THEIR EQUIVALENTS UNDER THE LAWS OF ANY JURISDICTION), OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT.

ST PRODUCTS ARE NOT DESIGNED OR AUTHORIZED FOR USE IN: (A) SAFETY CRITICAL APPLICATIONS SUCH AS LIFE SUPPORTING, ACTIVE IMPLANTED DEVICES OR SYSTEMS WITH PRODUCT FUNCTIONAL SAFETY REQUIREMENTS; (B) AERONAUTIC APPLICATIONS; (C) AUTOMOTIVE APPLICATIONS OR ENVIRONMENTS, AND/OR (D) AEROSPACE APPLICATIONS OR ENVIRONMENTS. WHERE ST PRODUCTS ARE NOT DESIGNED FOR SUCH USE, THE PURCHASER SHALL USE PRODUCTS AT PURCHASER'S SOLE RISK, EVEN IF ST HAS BEEN INFORMED IN WRITING OF SUCH USAGE, UNLESS A PRODUCT IS EXPRESSLY DESIGNATED BY ST AS BEING INTENDED FOR "AUTOMOTIVE, AUTOMOTIVE SAFETY OR MEDICAL" INDUSTRY DOMAINS ACCORDING TO ST PRODUCT DESIGN SPECIFICATIONS. PRODUCTS FORMALLY ESCC, QML OR JAN QUALIFIED ARE DEEMED SUITABLE FOR USE IN AEROSPACE BY THE CORRESPONDING GOVERNMENTAL AGENCY.

Resale of ST products with provisions different from the statements and/or technical features set forth in this document shall immediately void any warranty granted by ST for the ST product or service described herein and shall not create or extend in any manner whatsoever, any liability of ST.

ST and the ST logo are trademarks or registered trademarks of ST in various countries.

Information in this document supersedes and replaces all information previously supplied.

The ST logo is a registered trademark of STMicroelectronics. All other names are the property of their respective owners.

© 2014 STMicroelectronics - All rights reserved

STMicroelectronics group of companies

Australia - Belgium - Brazil - Canada - China - Czech Republic - Finland - France - Germany - Hong Kong - India - Israel - Italy - Japan - Malaysia - Malta - Morocco - Philippines - Singapore - Spain - Sweden - Switzerland - United Kingdom - United States of America

www.st.com

